530CA12M2880DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530CA12M2880DG

530CA12M2880DG: DescriptionStandard Clock Oscillators SNGL XO 6 PIN 7mm x 5mm (NCNR); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530CA12M2880DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530CA12M2880DG	-	-	View	Buy Now

530CA12M2880DG Overview

Standard Clock Oscillators SNGL XO 6 PIN 7mm x 5mm (NCNR)

530CA12M2880DG Parametric

Parameter Name	Attribute value
Product Category	Standard Clock Oscillators
Manufacturer	Silicon Laboratories
RoHS	Details
Product	Standard Clock Oscillators
Frequency	12.288 MHz
Frequency Stability	50 PPM
Load Capacitance	15 pF
Operating Supply Voltage	3.3 V
Termination Style	SMD/SMT
Package / Case	7 mm x 5 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Mounting Style	SMD/SMT
Factory Pack Quantity	1
Type	Single XO, 6 pin, 7mm x 5mm, 50 ppm frequency stability
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features



1 . 4 GH

)

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Current reduction protection voltage stabilizing circuit

Three basic bias circuit structuresa

PAM2803 application circuit

Can type FM radio circuit diagram

Voice controlled electronic music toy circuit

The principle and design of composite power combiner made of coaxial cable: Principle and design of composite power combiner made of coaxial cable...; 啊小罗 RF/Wirelessly

RISC-V brings more than just open source: "Open source" can mean many things in hardware design: open specifications, free designs, designs where patent/copyright protection has expired...Therefore, the value of open source hardware varies. M...; okhxyyo Embedded System

Who has the schematic diagram of wireless remote control car?: The one that has three parts, the transmitter board, the receiver board, and the remote control board, urgent... :) :) :) :) :)...; 769936811 51mcu

STM32f103ZBt6 minimum system design: The first time I drew a board, leaving a footprint, the minimum system of STM32f103ZBT6...; 夏末渡伊 PCB Design

Showing the process of WEBENCH design - Car USB charger: First, go to the page [url]http://www.ti.com.cn/lsds/ti_zh/analog/webench/overview.page[/url] and you can see the design tool:Because we want to make a USB charging device for a car, the input voltage...; sjtitr Analogue and Mixed Signal

Working Principle of SRAM Circuit: In recent years, on-chip memory has developed rapidly. According to the International Technology Roadmap for Semiconductors (ITRS), with the maturity of ultra-deep submicron manufacturing technology a...; 是酒窝啊 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components