EEWORLDEEWORLDEEWORLD

Part Number

Search

MUN5316DW1T1

Description
PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363
CategoryDiscrete semiconductor    The transistor   
File Size367KB,13 Pages
ManufacturerLRC
Websitehttp://www.lrc.cn
Download Datasheet Parametric Compare View All

MUN5316DW1T1 Online Shopping

Suppliers Part Number Price MOQ In stock  
MUN5316DW1T1 - - View Buy Now

MUN5316DW1T1 Overview

PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363

MUN5316DW1T1 Parametric

Parameter NameAttribute value
MakerLRC
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum collector current (IC)0.1 A
Minimum DC current gain (hFE)160
Number of components2
Polarity/channel typePNP
Maximum power dissipation(Abs)0.385 W
surface mountYES
Transistor component materialsSILICON
LESHAN RADIO COMPANY, LTD.
Dual Bias Resistor Transistors
NPN and PNP Silicon Surface Mount
Transistors with Monolithic Bias
Resistor Network
The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network
consisting of two resistors; a series base resistor and a base–emitter resistor. These digital tran-
sistors are designed to replace a single device and its external resistor bias network. The BRT
eliminates these individual components by integrating them into a single device. In the
MUN5311DW1T1 series, two complementary BRT devices are housed in the SOT–363 package
which is ideal for low power surface mount applications where board space is at a premium.
• Simplifies Circuit Design
• Reduces Board Space
• Reduces Component Count
• Available in 8 mm, 7 inch/3000 Unit Tape and Reel
MUN5311DW1T1
Series
6
5
4
1
2
3
SOT-363
CASE 419B STYLE1
MAXIMUM RATINGS
(T
A
= 25°C unless otherwise noted, common for Q
1
6
5
4
and Q
2
, – minus sign for Q
1
(PNP) omitted)
Rating
Collector-Base Voltage
Collector-Emitter Voltage
Collector Current
THERMAL CHARACTERISTICS
Characteristic
(One Junction Heated)
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance –
Junction-to-Ambient
Characteristic
(Both Junctions Heated)
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance –
Junction-to-Ambient
Thermal Resistance –
Junction-to-Lead
Junction and Storage
Temperature
1. FR–4 @ Minimum Pad
Symbol Value
V
CBO
50
V
CEO
50
I
C
100
Unit
Vdc
Vdc
mAdc
Q
2
R
2
R
1
1
2
R
1
R
2
Q
1
3
Symbol
P
D
Max
187 (Note 1.)
256 (Note 2.)
1.5 (Note 1.)
2.0 (Note 2.)
Unit
mW
mW/°C
°C/W
MARKING DIAGRAM
6
5
4
XX
1
2
3
R
θJA
670 (Note 1.)
490 (Note 2.)
xx = Device Marking
=
(See Page 2)
Symbol
P
D
Max
250 (Note 1.)
385 (Note 2.)
2.0 (Note 1.)
3.0 (Note 2.)
493 (Note 1.)
325 (Note 2.)
188 (Note 1.)
208 (Note 2.)
–55 to +150
Unit
mW
mW/°C
°C/W
°C/W
°C
DEVICE MARKING
INFORMATION
See specific marking information in
the device marking table on page 2 of
this data sheet.
R
θJA
R
θJL
T
J
, T
stg
2. FR–4 @ 1.0 x 1.0 inch Pad
MUN5311dw–1/13

MUN5316DW1T1 Related Products

MUN5316DW1T1 MUN53xxDW1T1 MUN5333DW1T1 MUN5332DW1T1 MUN5331DW1T1 MUN5315DW1T1 MUN5313DW1T1 MUN5312DW1T1
Description PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363 PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363 PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363 PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363 PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363 PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363 PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363 PRE-BIASED DIGITAL TRANSISTOR,50V V(BR)CEO,100MA I(C),SOT-363
Maker LRC - LRC LRC LRC LRC LRC LRC
Reach Compliance Code unknown - unknow unknow unknow unknow unknow unknow
Maximum collector current (IC) 0.1 A - 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A
Minimum DC current gain (hFE) 160 - 80 15 8 160 80 60
Number of components 2 - 2 2 2 2 2 2
Polarity/channel type PNP - PNP PNP PNP PNP PNP PNP
Maximum power dissipation(Abs) 0.385 W - 0.385 W 0.385 W 0.385 W 0.385 W 0.385 W 0.385 W
surface mount YES - YES YES YES YES YES YES
Transistor component materials SILICON - SILICON SILICON SILICON SILICON SILICON SILICON
The lower computer uses the lwip protocol stack, how do I program the upper computer?
I read the "RAW API Interface and Programming Guide of lwip" published by Zhou Ligong Company. There is a server written in vc++6.0. Today I tried to write one myself, but later found that the RAW API...
喜鹊王子 Microcontroller MCU
Share the problems encountered in compiling DSP code
I helped a colleague compile a DSP code. When I compiled it in CCS5, it said that csl.h could not be found. I transferred it to CCS3.3 and it said that the _CACHE_clean symbol was undefined, but there...
Aguilera DSP and ARM Processors
How to control gpio at application layer?
I am using a 2450 chip now, and I want to record the VS environment through an application to control the gpio. How can I do this? Thank you....
pheonix170 Embedded System
Come to Beijing to escape the summer heat
Damn, Beijing is much cooler than Hefei. I'm here to escape the summer heat. Haha...
chenzhufly Talking
PLC pulse control stepper motor technology
Through examples, the technology of PLC pulse control of stepper motor is introduced....
frozenviolet Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1285  2028  2248  1816  1050  26  41  46  37  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号