EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS85322AMIT

Description
TTL/CMOS to PECL Translator, 2 Func, Complementary Output, PDSO8, 3.90 X 4.92 MM, 1.37 MM HEIGHT, SOIC-8
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size152KB,13 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

ICS85322AMIT Overview

TTL/CMOS to PECL Translator, 2 Func, Complementary Output, PDSO8, 3.90 X 4.92 MM, 1.37 MM HEIGHT, SOIC-8

ICS85322AMIT Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codenot_compliant
ECCN codeEAR99
Other featuresALSO OPERATES WITH A 3.3V SUPPLY
maximum delay2.1 ns
Interface integrated circuit typeTTL/CMOS TO PECL TRANSLATOR
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Humidity sensitivity level1
Number of digits1
Number of functions2
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output latch or registerNONE
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
Base Number Matches1
Integrated
Circuit
Systems, Inc.
ICS85322I
D
UAL
LVCMOS / LVTTL-
TO
-D
IFFERENTIAL
2.5V / 3.3V LVPECL T
RANSLATOR
F
EATURES
2 differential 2.5V/3.3V LVPECL outputs
Selectable CLK0, CLK1 LVCMOS/LVTTL clock inputs
CLK0 and CLK1 can accepts the following input levels:
LVCMOS or LVTTL
Maximum output frequency: 267MHz
Part-to-part skew: 250ps (maximum)
3.3V operating supply voltage
(operating range 3.135V to 3.465V)
2.5V operating supply voltage
(operating range 2.375V to 2.625V)
-40°C to 85°C ambient operating temperature
G
ENERAL
D
ESCRIPTION
The ICS85322I is a Dual LVCMOS / LVTTL-to-
Differential 2.5V / 3.3V LVPECL translator and a
HiPerClockS™
member of the HiPerClocks™family of High Per-
for mance Clocks Solutions from ICS. The
ICS85322I has selectable single ended clock in-
puts. The single ended clock input accepts LVCMOS or LVTTL
input levels and translate them to 2.5V / 3.3V LVPECL levels.
The small outline 8-pin SOIC package makes this device ideal
for applications where space, high performance and low power
are important.
ICS
B
LOCK
D
IAGRAM
CLK0
Q0
nQ0
Q1
nQ1
P
IN
A
SSIGNMENT
Q0
nQ0
Q1
nQ1
1
2
3
4
8
7
6
5
V
CC
CLK0
CLK1
V
EE
CLK1
ICS85322I
8-Lead SOIC
3.90mm x 4.92mm x 1.37mm body package
M Package
Top View
85322AMI
www.icst.com/products/hiperclocks.html
1
REV. B OCTOBER 7, 2003
About the SRAM memory allocation problem in LPC
Hello everyone, I have a question that I would like to discuss with you. The memory of the LPC2478 chip I use is 64k . Now I want to allocate a section of memory from it to use as a buffer. What I nee...
panzhenlkj NXP MCU
Adjustment of transistor mixer circuit
Adjustment of transistor mixer circuit...
fighting PCB Design
[Operational amplifier parameter analysis and LTspice application simulation] Come to LTspice|Calculate the RMS value of the amplifier circuit noise...
Opening words:The book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" took more than half a year to write, and the preparations for publication are now underway. The ori...
人为现象 Analog electronics
MC3486/MC3487 usage issues
Recently, I am going to use two sets of MC3486/MC3487 to realize data communication, but I don't know how to use MC3486/3487, how to draw the interface circuit? Is impedance matching required? Is opto...
hellomcu Embedded System
About ise burning cpld
I am a newbie and would like to ask about the problem of burning cpld with ise. I use xilinx X2c128. I saw in the data that on fpga, a prom is created before burning. But cpld usually has flash. After...
bbskate FPGA/CPLD
People born in the 80s are still young people, happy Youth Day to everyone!
[font=微软雅黑][size=3]Today is the May 4th Youth Day. I wish you all a happy Youth Day! [/size][/font] [font=微软雅黑][size=3]For Youth Day, you may still go to work and study as usual, but do you know how o...
eric_wang Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1507  748  2888  855  2473  31  16  59  18  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号