Hitachi Single–Chip Microcomputer
H8/3437 Series
H8/3437
HD6473437, HD6433437
H8/3436
HD6433436
H8/3434
HD6473434, HD6433434
H8/3437W
HD6433437W
H8/3436W
HD6433436W
H8/3434W
HD6433434W
H8/3437F-ZTAT™
HD64F3437
H8/3437SF-ZTAT™
HD64F3437S
ADE-602-077E
Rev. 6.0
3/22/99
Hitachi, Ltd.
H8/3434F-ZTAT™
HD64F3434
Hardware Manual
Notice
When using this document, keep the following in mind:
1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the
whole or part of this document without Hitachi’s permission.
3. Hitachi will not be held responsible for any damage to the user that may result from
accidents or any other reasons during operation of the user’s unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the
characteristics and performance of Hitachi’s semiconductor products. Hitachi assumes no
responsibility for any intellectual property claims or other problems that may result from
applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any
third party or Hitachi, Ltd.
6. MEDICAL APPLICATIONS: Hitachi’s products are not authorized for use in MEDICAL
APPLICATIONS without the written consent of the appropriate officer of Hitachi’s sales
company. Such use includes, but is not limited to, use in life support systems. Buyers of
Hitachi’s products are requested to notify the relevant Hitachi sales offices when planning to
use the products in MEDICAL APPLICATIONS.
Contents
Contents ..... .....................................................................................................i
Preface ....... .....................................................................................................1
Section 1 Overview ........................................................................................3
1.1 Overview ......................................................................................................................... 3
1.2 Block Diagram................................................................................................................. 7
1.3 Pin Assignments and Functions........................................................................................ 8
1.3.1 Pin Arrangement................................................................................................. 8
1.3.2 Pin Functions ...................................................................................................... 9
Section 2 CPU................................................................................................21
2.1 Overview ......................................................................................................................... 21
2.1.1 Features .............................................................................................................. 21
2.1.2 Address Space..................................................................................................... 22
2.1.3 Register Configuration........................................................................................ 22
2.2 Register Descriptions ....................................................................................................... 23
2.2.1 General Registers................................................................................................ 23
2.2.2 Control Registers ................................................................................................ 23
2.2.3 Initial Register Values ........................................................................................ 24
2.3 Data Formats.................................................................................................................... 25
2.3.1 Data Formats in General Registers...................................................................... 26
2.3.2 Memory Data Formats ........................................................................................ 27
2.4 Addressing Modes............................................................................................................ 28
2.4.1 Addressing Mode................................................................................................ 28
2.4.2 Calculation of Effective Address......................................................................... 30
2.5 Instruction Set.................................................................................................................. 34
2.5.1 Data Transfer Instructions................................................................................... 36
2.5.2 Arithmetic Operations......................................................................................... 38
2.5.3 Logic Operations ................................................................................................ 39
2.5.4 Shift Operations.................................................................................................. 40
2.5.5 Bit Manipulations ............................................................................................... 42
2.5.6 Branching Instructions ........................................................................................ 47
2.5.7 System Control Instructions ................................................................................ 49
2.5.8 Block Data Transfer Instruction .......................................................................... 50
2.6 CPU States....................................................................................................................... 52
2.6.1 Overview ............................................................................................................ 52
2.6.2 Program Execution State..................................................................................... 53
2.6.3 Exception-Handling State ................................................................................... 53
i
2.6.4 Power-Down State .............................................................................................. 54
2.7 Access Timing and Bus Cycle.......................................................................................... 54
2.7.1 Access to On-Chip Memory (RAM and ROM) ................................................... 54
2.7.2 Access to On-Chip Register Field and External Devices ..................................... 56
Section 3 MCU Operating Modes and Address Space .................................... 59
3.1 Overview ......................................................................................................................... 59
3.1.1 Mode Selection................................................................................................... 59
3.1.2 Mode and System Control Registers ................................................................... 59
3.2 System Control Register (SYSCR)................................................................................... 60
3.3 Mode Control Register (MDCR) ...................................................................................... 62
3.4 Address Space Map in Each Operating Mode................................................................... 63
Section 4 Exception Handling ........................................................................ 67
4.1 Overview ......................................................................................................................... 67
4.2 Reset................................................................................................................................ 67
4.2.1 Overview ............................................................................................................ 67
4.2.2 Reset Sequence................................................................................................... 68
4.2.3 Disabling of Interrupts after Reset ...................................................................... 70
4.3 Interrupts ......................................................................................................................... 70
4.3.1 Overview ............................................................................................................ 70
4.3.2 Interrupt-Related Registers ................................................................................. 72
4.3.3 External Interrupts .............................................................................................. 76
4.3.4 Internal Interrupts ............................................................................................... 76
4.3.5 Interrupt Handling .............................................................................................. 77
4.3.6 Interrupt Response Time..................................................................................... 82
4.3.7 Precaution........................................................................................................... 83
4.4 Note on Stack Handling ................................................................................................... 84
Section 5 Wait-State Controller...................................................................... 85
5.1 Overview ......................................................................................................................... 85
5.1.1 Features .............................................................................................................. 85
5.1.2 Block Diagram ................................................................................................... 85
5.1.3 Input/Output Pins................................................................................................ 86
5.1.4 Register Configuration........................................................................................ 86
5.2 Register Description......................................................................................................... 86
5.2.1 Wait-State Control Register (WSCR).................................................................. 86
5.3 Wait Modes ..................................................................................................................... 88
ii
Section 6 Clock Pulse Generator ....................................................................91
6.1 Overview ......................................................................................................................... 91
6.1.1 Block Diagram.................................................................................................... 91
6.1.2 Wait-State Control Register (WSCR).................................................................. 92
6.2 Oscillator Circuit ............................................................................................................. 93
6.3 Duty Adjustment Circuit .................................................................................................. 97
6.4 Prescaler .......................................................................................................................... 97
Section 7 I/O Ports .........................................................................................99
7.1 Overview ......................................................................................................................... 99
7.2 Port 1 ............................................................................................................................... 102
7.2.1 Overview ............................................................................................................ 102
7.2.2 Register Configuration and Descriptions............................................................. 103
7.2.3 Pin Functions in Each Mode ............................................................................... 105
7.2.4 Input Pull-Up Transistors .................................................................................... 107
7.3 Port 2 ............................................................................................................................... 108
7.3.1 Overview ............................................................................................................ 108
7.3.2 Register Configuration and Descriptions............................................................. 109
7.3.3 Pin Functions in Each Mode ............................................................................... 111
7.3.4 Input Pull-Up Transistors .................................................................................... 113
7.4 Port 3 ............................................................................................................................... 114
7.4.1 Overview ............................................................................................................ 114
7.4.2 Register Configuration and Descriptions............................................................. 115
7.4.3 Pin Functions in Each Mode ............................................................................... 117
7.4.4 Input Pull-Up Transistors .................................................................................... 118
7.5 Port 4 ............................................................................................................................... 119
7.5.1 Overview ............................................................................................................ 119
7.5.2 Register Configuration and Descriptions............................................................. 120
7.5.3 Pin Functions ...................................................................................................... 122
7.6 Port 5 ............................................................................................................................... 124
7.6.1 Overview ............................................................................................................ 124
7.6.2 Register Configuration and Descriptions............................................................. 124
7.6.3 Pin Functions ...................................................................................................... 126
7.7 Port 6 ............................................................................................................................... 127
7.7.1 Overview ............................................................................................................ 127
7.7.2 Register Configuration and Descriptions............................................................. 127
7.7.3 Pin Functions ...................................................................................................... 129
7.7.4 Input Pull-Up Transistors .................................................................................... 131
7.8 Port 7 ............................................................................................................................... 132
7.8.1 Overview ............................................................................................................ 132
7.8.2 Register Configuration and Descriptions............................................................. 132
iii
京公网安备 11010802033920号
EEWORLD
