EEWORLDEEWORLDEEWORLD

Part Number

Search

72V205L10PF8

Description
FIFO 256x18 3.3V SYNC FIFO
Categorystorage   
File Size394KB,25 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72V205L10PF8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72V205L10PF8 - - View Buy Now

72V205L10PF8 Overview

FIFO 256x18 3.3V SYNC FIFO

72V205L10PF8 Parametric

Parameter NameAttribute value
Product CategoryFIFO
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Supply Voltage - Max3.6 V
Supply Voltage - Min3 V
Package / CaseTQFP-64
PackagingReel
Height1.4 mm
Length14 mm
Moisture SensitiveYes
Factory Pack Quantity750
Width14 mm
Unit Weight0.012720 oz
3.3 VOLT CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72V205, IDT72V215,
IDT72V225, IDT72V235,
IDT72V245
FEATURES:
256 x 18-bit organization array (IDT72V205)
512 x 18-bit organization array (IDT72V215)
1,024 x 18-bit organization array (IDT72V225)
2,048 x 18-bit organization array (IDT72V235)
4,096 x 18-bit organization array (IDT72V245)
10 ns read/write cycle time
5V input tolerant
IDT Standard or First Word Fall Through timing
Single or double register-buffered Empty and Full flags
Easily expandable in depth and width
Asynchronous or coincident Read and Write Clocks
Asynchronous or synchronous programmable Almost-Empty
and Almost-Full flags with default settings
Half-Full flag capability
Output enable puts output data bus in high-impedance state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
The IDT72V205/72V215/72V225/72V235/72V245 are functionally com-
patible versions of the IDT72205LB/72215LB/72225LB/72235LB/72245LB,
designed to run off a 3.3V supply for exceptionally low power consumption.
These devices are very high-speed, low-power First-In, First-Out (FIFO)
memories with clocked read and write controls. These FIFOs are applicable
for a wide variety of data buffering needs, such as optical disk controllers, Local
Area Networks (LANs), and interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The Read Clock(RCLK) can be tied to the Write Clock for single clock operation
or the two clocks can run asynchronous of one another for dual-clock operation.
An Output Enable pin (OE) is provided on the read port for three-state control
of the output.
FUNCTIONAL BLOCK DIAGRAM
WEN
WCLK
D0-D17
LD
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF/(WXO)
WRITE CONTROL
LOGIC
FLAG
LOGIC
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
WRITE POINTER
FL
WXI
(HF)/WXO
RXI
RXO
RS
READ POINTER
READ CONTROL
LOGIC
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
OE
Q0-Q17
RCLK
REN
4294 drw 01
IDT, IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
MARCH 2013
DSC-4294/7
©2013
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Problems with STM32SPI after Keil compilation and optimization
Hello everyone, I am using Keil UV4 MDK4.0 compiler. When using STM32's SPI interface to communicate with CC2420, I found that when the program is not optimized (LEVEL 0), MISO can receive information...
k.n.521 stm32/stm8
Texas Instruments: C6-Integra DSP+ARM processors - Security features of OMAP-L138 and C6748
As more and more large companies' security systems are breached, the protection of embedded security systems has become both arduous and urgent. This video introduces you to the system security of emb...
德仪DSP新天地 DSP and ARM Processors
Does uClinux BOA SERVER CGI support Chinese?
When I use CGI to return Chinese characters, printf("中文"); The browser displays Invalid multibyte format string on this line. I searched online and found a saying that the character set charset:gb2312...
zengliwen1987 Linux and Android
Where to make money?
I'm so poor that I can't even download any information!!!...
tywpanda001 Talking
Linux console driver
In the original code of LINUX 0.11 kernel, how to display characters? __asm__("movb _attr,%%ah\t" "movw %%ax,%1\t" ::"a" (c),"m" (*(short *)pos) :"ax"); The above code only writes the character attrib...
asd5252005 Linux and Android
CRC16 algorithm code for UDMA
[i=s]This post was last edited by Aguilera on 2019-1-8 17:26[/i] [align=left][font=sans-serif][size=4]When making a PATA interface hard disk controller, CRC check is required when using UDMA transmiss...
Aguilera DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1534  688  2636  539  725  31  14  54  11  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号