EEWORLDEEWORLDEEWORLD

Part Number

Search

SL2309NZSI-1T

Description
Clock Buffer 0-140MHz 9 Fanout Buffer 3.3V Hi Drive
Categorysemiconductor    Analog mixed-signal IC   
File Size346KB,13 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric Compare View All

SL2309NZSI-1T Online Shopping

Suppliers Part Number Price MOQ In stock  
SL2309NZSI-1T - - View Buy Now

SL2309NZSI-1T Overview

Clock Buffer 0-140MHz 9 Fanout Buffer 3.3V Hi Drive

SL2309NZSI-1T Parametric

Parameter NameAttribute value
Product CategoryClock Buffer
ManufacturerSilicon Laboratories
RoHSDetails
PackagingReel
Factory Pack Quantity2500
Unit Weight0.001764 oz
Not Recommended for New Designs
SL2309
Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB)
Key Features
10 to 140 MHz operating frequency range
Low output clock jitter:
140 ps-max cycle-to-cycle jitter
Low output-to-output skew: 150 ps-max
Low product-to-product skew: 400 ps-max
3.3 V power supply range
Low power dissipation:
26 mA-max at 66 MHz
44 mA –max at 133 MHz
One input drives 9 outputs organized as 4+4+1
Select mode to bypass PLL or tri-state outputs
SpreadThru™ PLL that allows use of SSCG
Standard and High-Drive options
Available in 16-pin SOIC and TSSOP packages
Available in Commercial and Industrial grades
Printers and MFPs
Digital Copiers
PCs and Work Stations
DTV
Routers, Switchers and Servers
Digital Embeded Systems
Description
The SL2309 is a low skew, low jitter and low power Zero
Delay Buffer (ZDB) designed to produce up to nine (9)
clock outputs from one (1) reference input clock, for high
speed clock distribution applications.
The product has an on-chip PLL which locks to the input
clock at CLKIN and receives its feedback internally from
the CLKOUT pin.
The SL2309 has two (2) clock driver banks each with four
(4) clock outputs. These outputs are controlled by two (2)
select input pins S1 and S2. When only four (4) outputs
are needed, four (4) bank-B output clock buffers can be tri-
stated to reduce power dissipation and jitter. The select
inputs can also be used to tri-state both banks A and B or
drive them directly from the input bypassing the PLL and
making the product behave like a Non-Zero Delay Fanout
Buffer (NZDB).
The high-drive (-1H) version operates up to 140MHz and
low drive (-1) version operates up to 100MHz at 3.3V.
N
ot
fo R
r N ec
om
ew
m
D e
es nd
ig e
ns d
Applications
Benefits
Up to nine (9) distribution of input clock
Standard and High-Drive levels to control impedance
level, frequency range and EMI
Low power dissipation, jitter and skew
Low cost
Block Diagram
Low Power and
Low Jitter
PLL
MUX
CLKOUT
CLKIN
CLKA1
CLKA2
CLKA3
S2
CLKA4
S1
Input Selection
Decoding Logic
CLKB1
CLKB2
CLKB3
2
2
CLKB4
VDD
GND
Rev 2.0, May 12, 2008
Page 1 of 12
400 West Cesar Chavez, Austin, TX 78701
1 (512) 416-8500 1 (512) 416-9669
www.silabs.com

SL2309NZSI-1T Related Products

SL2309NZSI-1T SL2309ZC-1T SL2309ZI-1T SL2309NZSI-1HT SL2309SC-1HT SL2309NZSC-1H
Description Clock Buffer 0-140MHz 9 Fanout Buffer 3.3V Hi Drive Clock Buffer 10-140MHz 9 Outputs ZDB 3.3V Clock Buffer 10-140MHz 9 Outputs ZDB 3.3V Clock Buffer 0-140MHz 9 Fanout Buffer 3.3V Clock Buffer 10-140MHz 9 Outputs ZDB 3.3V High Drive Clock Buffer 0-140MHz 9 Fanout Buffer 3.3V
Product Category Clock Buffer Clock Buffer Clock Buffer Clock Buffer Clock Buffer Clock Buffer
Manufacturer Silicon Laboratories Silicon Laboratories Silicon Laboratories Silicon Laboratories Silicon Laboratories Silicon Laboratories
RoHS Details Details Details Details Details Details
Packaging Reel Reel Reel Reel Reel Bulk
Factory Pack Quantity 2500 2500 2500 2500 2500 48
Unit Weight 0.001764 oz 0.001764 oz 0.001764 oz 0.001764 oz 0.001764 oz 0.001764 oz
msp430_driverlib_2_80_00_01 library missing LCD_c file
The project selected F6736 and used LCD_C. The underlying code was written using msp430_driverlib_2_80_00_01. However, there is only LCD-b in the library, but no LCD-c. Does anyone have a driver libra...
ccg1117 Microcontroller MCU
STM32 and IAR Development Tools - Online Seminar Introduction
[b][color=#ff0000]Online Seminar Introduction[/color][color=#1f4f7c][size=12px]Seminar Topic:[/size][/color][/b] [size=12px]STM32 and IAR Development Tools: Current Status and New Product Preview[/siz...
geyin stm32/stm8
Why does the voltage drop of 1N5817 not match the datasheet?
The above figure is the voltage drop curve of 1N5817. The figure shows that at 100mA, the voltage drop is only 0.1V. However, in my actual application, the current of 1N5817 does not exceed 10mA, but ...
adam_zhang41 Analog electronics
FPGA-based signal processing video tutorial [Advanced essential]
[font=宋体][size=4]Video download[/size][/font]...
goodbey155 FPGA/CPLD
Is there any good way to reverse the circuit board? Please give me some advice! Thank you!
If we can get the electronic diagram of the front and back of the circuit board, can we use relevant software (such as Protel) to directly deduce the circuit schematic? Other methods are also acceptab...
low Embedded System
[TI recommended course] #[High Precision Laboratory] Interface: RS-485#
//training.eeworld.com.cn/TI/show/course/5506...
wtx0121 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 371  723  665  1642  1574  8  15  14  34  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号