or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1001 Introduction_01.5
Lattice Semiconductor
Introduction
LatticeXP Family Data Sheet
Introduction
The LatticeXP family of FPGA devices combine logic gates, embedded memory and high performance I/Os in a
single architecture that is both non-volatile and infinitely reconfigurable to support cost-effective system designs.
The re-programmable non-volatile technology used in the LatticeXP family is the next generation ispXP™ technol-
ogy. With this technology, expensive external configuration memories are not required and designs are secured
from unauthorized read-back. In addition, instant-on capability allows for easy interfacing in many applications.
The ispLEVER
®
design tool from Lattice allows large complex designs to be efficiently implemented using the Lat-
ticeXP family of FPGA devices. Synthesis library support for LatticeXP is available for popular logic synthesis tools.
The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place
and route the design in the LatticeXP device. The ispLEVER tool extracts the timing from the routing and back-
annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeXP family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP Family Data Sheet
Architecture
July 2007
Data Sheet DS1001
Architecture Overview
The LatticeXP architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figure 2-
1.
On the left and right sides of the PFU array, there are Non-volatile Memory Blocks. In configuration mode this non-
volatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™ peripheral port. On power up,
the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this
technology, expensive external configuration memories are not required and designs are secured from unauthor-
ized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in
microseconds, providing an “instant-on” capability that allows easy interfacing in many applications.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit
without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register func-
tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks
are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are
arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the out-
side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every
three rows of PFF blocks there is a row of PFU blocks.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and
right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast
memory blocks. They can be configured as RAM or ROM.
The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in
Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and
route software tool automatically allocates these routing resources.
At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These
PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the
clocks. The LatticeXP architecture provides up to four PLLs per device.
Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG
port which allows for serial or parallel device configuration. The LatticeXP devices are available for operation from
3.3V, 2.5V, 1.8V and 1.2V power supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1001
Architecture_02.0
Lattice Semiconductor
Figure 2-1. LatticeXP Top Level Block Diagram
Programmable I/O Cell
(PIC) includes sysIO
Interface
Architecture
LatticeXP Family Data Sheet
sysMEM Embedded
Block RAM (EBR)
Non-volatile Memory
JTAG Port
sysCONFIG Programming
Port (includes dedicated
and dual use pins)
PFF (PFU without
RAM)
sysCLOCK PLL
Programmable
Functional Unit (PFU)
PFU and PFF Blocks
The core of the LatticeXP devices consists of PFU and PFF blocks. The PFUs can be programmed to perform
Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform
Logic, Arithmetic and ROM functions. Except where necessary, the remainder of the data sheet will use the term
PFU to refer to both PFU and PFF blocks.
Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-2. All the interconnec-
tions to and from PFU blocks are from routing. There are 53 inputs and 25 outputs associated with each PFU block.
[i=s]This post was last edited by paulhyde on 2014-9-15 02:58[/i] [b]Abstract:[/b]This system is based on a DC current source and uses the AT89S52 microcontroller as the main controller. The output cu...
Activity details: >>[b][size=4][color=#ff0000][font=微软雅黑, 宋体, verdana, helvetica, sans-serif]Be the first to experience[/font][url=https://www.eeworld.com.cn/eetuan/20131010ST/index.php]ST's latest ST...
Now the configuration of emulator in VS.NET cannot be successful, but the download and compilation of DeviceEmulatorBSP.msi is fine. However, when configuring ExportSdk.sdkcfg, if you changeAfter the ...
[size=5]Using MSP430F5438A, XT2 is connected to an external 25MHz crystal oscillator, and writing a clock driver, it does not work properly. Now paste this code. [/size] [size=5][/size] [size=5] [/siz...
In ARM systems, sometimes accurate time measurement is required. Usually, C functions for getting time (such as gettime(), etc.) are not only poor in versatility (must include the header file DOS.H, a...
, The AD part of the usage processmainly configures the clock, reference source, sampling channel, sampling mode, storage and sample hold of the ADC12 module.Let's go through it one by one.
The first ...
The TIA Portal software's shift instructions shift the contents of an accumulator bit by bit to the left or right. The number of bits shifted is determined by N. A left shift of N bits multiplies t...[Details]
As the number of cars increases, environmental pressures are also increasing. At this time, some people are saying that new energy vehicles are energy-efficient and environmentally friendly, and ar...[Details]
Recently,
Xpeng Motors and Xinlian Integrated Circuit jointly announced the mass production of China's first hybrid silicon carbide product.
Designed and developed by Xpeng Motors and joint...[Details]
On August 25th, Apple's expansion in India encountered new troubles. According to Bloomberg, Foxconn Technology Group has recalled approximately 300 Chinese engineers from India, further hindering ...[Details]
Electric vehicles are becoming increasingly popular, with increasingly longer ranges. There are two ways to charge electric vehicles: slow charging and fast charging. Which is the most suitable? Sl...[Details]
Permanent magnets are essential components in a wide range of household and industrial devices. They are particularly crucial in the renewable energy sector, including electric vehicle motors. Curr...[Details]
The 2025 China International Automotive Testing Exhibition will be held at the Shanghai World Expo Exhibition and Convention Center from August 27 to 29, 2025.
Clacton Seafront, UK, ...[Details]
Shenzhen Baowei Power Supply high frequency pure sine wave power, communication inverter power supply has two communication interfaces, RS232 and R485 interfaces, their functions and characteristic...[Details]
Batteries, at the core of new energy vehicles, are crucial to vehicle performance and range. Existing automotive batteries are categorized into lead-acid and lithium batteries. Currently, new energ...[Details]
Speaking of the problem of vehicle spontaneous combustion, whether it is a pure electric vehicle or a fuel vehicle, there will be incidents of spontaneous combustion. For the same spontaneous combu...[Details]
Consumer demand for premium listening experiences has driven rapid evolution in the wireless headphone market in recent years. Hybrid designs, which utilize two drivers per earbud to enhance sound ...[Details]
introduction
The rapid development of science and technology has enabled mankind to quickly move from the Internet era to the big data era. As a result, the amount of data generated by people ...[Details]
A new multi-layer diffractive optical processor can block images in one direction while allowing images in another direction to pass through.
Researchers at the University of California,...[Details]
Generally not, but there are exceptions. For example, a torque motor controller with three-phase output voltage imbalance can cause current imbalance, similar to a phase loss. However, only two pha...[Details]
In recent years, with the development of MOSFETs, they have gradually replaced transistors in the low-power, fast-switching industry. Major manufacturers in this field have also been reducing their...[Details]
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
