EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5935B516LTGI

Description
Clock Generators u0026 Support Products VersaClock 5 Low Pwr 4 Diff 0.7ps 350MHz
Categorysemiconductor    Analog mixed-signal IC   
File Size422KB,33 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5935B516LTGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5935B516LTGI - - View Buy Now

5P49V5935B516LTGI Overview

Clock Generators u0026 Support Products VersaClock 5 Low Pwr 4 Diff 0.7ps 350MHz

5P49V5935B516LTGI Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V5935
DATASHEET
Description
The 5P49V5935 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The 5P49V5935 by default uses an integrated 25MHz crystal
as input reference. It also has a redundant external clock
input. A glitchless manual switchover functions allows
selection of either one as mentioned above as input reference
during normal operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to four independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Four fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Four universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os - LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
Output frequency ranges:
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
CLKIN
CLKINB
NC
NC
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
V
DDO
2
OUT2
OUT2B
V
DDO
3
OUT3
OUT3B
each output pair
EPAD
16
15
14
13
10 11 12
SEL1/SDA
SEL0/SCL
OUT4B
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable output to output skew
Programmable slew rate control
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
SD/OE
24-pin VFQFPN
5P49V5935 MARCH 10, 2017
1
©2017 Integrated Device Technology, Inc.
V
DDO
4
OUT4
Looking to buy a VoIP gateway solution
If the product is suitable, the price is easy to negotiate~~~~ A product of our company needs to integrate a VoIP gateway. Considering the long development cycle, we plan to buy a demo version and int...
niyuping2007 Embedded System
Current status of PLC application in China
At present, more than 95% of China's PLC market is occupied by foreign products. There were research units in China that developed PLC products, but they did not develop due to various reasons. Fortun...
eeleader Industrial Control Electronics
Design Method of Complex PLC Program
The actual PLC application system is often more complex. Complex systems not only require more PLC input/output points, but also, in order to meet the needs of production, many industrial equipment ne...
wdxyx Industrial Control Electronics
【Perf-V Review】8-segment digital tube
[i=s]This post was last edited by eew_3sqZMg on 2021-1-28 17:32[/i]There is really no seven-segment digital tube experiment in Pengfeng's demo. Maybe the big guys didn't pay attention to this kind of ...
eew_3sqZMg FPGA/CPLD
Headhunters help foreign medical device companies recruit electronic engineers
The job location is in Changping, Beijing. There are two types of recruitment positions: general and senior. Salary is negotiable. The following experience is preferred:[font=宋体]Experience with non-em...
0340420301 Recruitment
Inquiry: Measurement of high current and narrow pulse current
The pulse width is about 5~10ns. Now I am using 20 1/3w, 1ohm1210 package chip resistors in parallel. The resistance value is calculated to be 0.05ohm. The measured voltage is 2V, but there is a very ...
gongqin1984 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1871  582  356  1069  2745  38  12  8  22  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号