EEWORLDEEWORLDEEWORLD

Part Number

Search

EP20K200EBC356-2

Description
FPGA - Field Programmable Gate Array CPLD - APEX 20K 832 Macro 271 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size616KB,118 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

EP20K200EBC356-2 Online Shopping

Suppliers Part Number Price MOQ In stock  
EP20K200EBC356-2 - - View Buy Now

EP20K200EBC356-2 Overview

FPGA - Field Programmable Gate Array CPLD - APEX 20K 832 Macro 271 IOs

EP20K200EBC356-2 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAltera (Intel)
Parts packaging codeBGA
package instructionBGA-356
Contacts356
Reach Compliance Codenot_compliant
JESD-30 codeS-PBGA-B356
JESD-609 codee0
length35 mm
Humidity sensitivity level3
Dedicated input times4
Number of I/O lines271
Number of entries263
Number of logical units8320
Output times263
Number of terminals356
Maximum operating temperature85 °C
Minimum operating temperature
organize4 DEDICATED INPUTS, 271 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA356,26X26,50
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)220
power supply1.8,1.8/3.3 V
Programmable logic typeLOADABLE PLD
propagation delay1.97 ns
Certification statusNot Qualified
Maximum seat height1.63 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width35 mm
Base Number Matches1
APEX 20K
Programmable Logic
Device Family
March 2004, ver. 5.1
Data Sheet
Features
Industry’s first programmable logic device (PLD) incorporating
system-on-a-programmable-chip (SOPC) integration
MultiCore
TM
architecture integrating look-up table (LUT) logic,
product-term logic, and embedded memory
LUT logic used for register-intensive functions
Embedded system block (ESB) used to implement memory
functions, including first-in first-out (FIFO) buffers, dual-port
RAM, and content-addressable memory (CAM)
ESB implementation of product-term logic used for
combinatorial-intensive functions
High density
30,000 to 1.5 million typical gates (see
Tables 1
and
2)
Up to 51,840 logic elements (LEs)
Up to 442,368 RAM bits that can be used without reducing
available logic
Up to 3,456 product-term-based macrocells
Note (1)
EP20K100
263,000
Table 1. APEX 20K Device Features
Feature
Maximum
system
gates
Typical
gates
LEs
ESBs
Maximum
RAM bits
Maximum
macrocells
Maximum
user I/O
pins
EP20K30E
113,000
EP20K60E
162,000
EP20K100E
263,000
EP20K160E
404,000
EP20K200
526,000
EP20K200E
526,000
30,000
1,200
12
24,576
192
128
60,000
2,560
16
32,768
256
196
100,000
4,160
26
53,248
416
252
100,000
4,160
26
53,248
416
246
160,000
6,400
40
81,920
640
316
200,000
8,320
52
106,496
832
382
200,000
8,320
52
106,496
832
376
Altera Corporation
DS-APEX20K-5.1
1
How to solve Xilinx VHDL timing problem
I made a state machine connected to a RAM. The state machine sends 3 addresses to the RAM, reads 3 numbers through a port, and then outputs them through 3 ports. The problem is, the values of these 3 ...
dongxh FPGA/CPLD
I received a big gift as soon as I came back from Dragon Boat Festival!! Ahahahahaha.
I received the ferroelectric board right after the Dragon Boat Festival!! I just got back from work, so I quickly posted a picture! Hahaha!! Thank you EEWORID!! Thank you TI!! I can have fun this summ...
sssnnn521 Microcontroller MCU
Craftsman's Notes Online Edition.pdf
A fine piece of craftsman's notes, classic experience in ARM development!...
starrysky0228 Embedded System
What are the introductory knowledge points for Web front-end?
First of all, we need to know what the front-end does and what software language it is developed in, so let's take a brief look at the front-end.  1. Code Editors/IDEs  As in 2019, Microsoft's VSCode ...
huaqingyuanjian Integrated technical exchanges
Brushless DC Motor
I use an inner rotor DC brushless motor to pump water and then pump it out with PWM control. Why is it that when I adjust the duty cycle from high to low, the motor becomes very stuck, but it is very ...
哦吼吼 Motor Drive Control(Motor Control)
How to connect the DDR controller generated by MIG with your own logic
How can I connect the ddr controller produced by MIG to my own logic? I used 2 fifos, one for input and one for output, but the output signal is always abnormal. Help...
jokeboy999 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2501  190  96  431  2744  51  4  2  9  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号