71V67603S133PFGI datasheet, PDF

Datasheet> All Categories > storage> 71V67603S133PFGI

71V67603S133PFGI: DescriptionSRAM 9M 3.3V PBSRAM SLOW P/L; Categorystorage; File Size243KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

71V67603S133PFGI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	71V67603S133PFGI	-	-	View	Buy Now

71V67603S133PFGI Overview

SRAM 9M 3.3V PBSRAM SLOW P/L

71V67603S133PFGI Parametric

Parameter Name	Attribute value
Product Category	SRAM
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	Details
Memory Size	9 Mbit
Organization	256 k x 36
Access Time	4.2 ns
Maximum Clock Frequency	133 MHz
Interface Type	Parallel
Supply Voltage - Max	3.465 V
Supply Voltage - Min	3.135 V
Supply Current - Max	280 mA
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	TQFP-100
Packaging	Tray
Height	1.4 mm
Length	20 mm
Memory Type	SDR
Moisture Sensitive	Yes
Operating Temperature Range	- 40 C to + 85 C
Factory Pack Quantity	72
Type	Synchronous
Width	14 mm
Unit Weight	0.023175 oz

Preview

Download Datasheet

View All

256K X 36, 512K X 18

IDT71V67603/Z

3.3V Synchronous SRAMs

IDT71V67803/Z

3.3V I/O, Burst Counter

Pipelined Outputs, Single Cycle Deselect

◆

Features

◆

256K x 36, 512K x 18 memory configurations

Supports high system speed:

– 166MHz 3.5ns clock access time

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte

write enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin thin plastic quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA).

Description

The IDT71V67603/7803 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,

data, address and control registers. Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67603/7803 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-

pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165

fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5310 tbl 01

NOTE:

and

are not applicable for the IDT71V67802.

FEBRUARY 2009

DSC-5310/07

Recommended Resources

Power failure protection circuit

Trigger circuit that realizes phase shift by air voltage

Comparison control circuit diagram

Conversion type high voltage regulated power supply

555 time base flip-flop circuit

Color TV remote control 02

Design of L-Band Low Noise Amplifier: Low noise amplifiers are key microwave components in electronic systems such as radar, communication, electronic countermeasures, telemetry and remote control, and have a wide range of application val...; 程序天使 Analog electronics

STM32 learning method: I just bought an STM32 development board and I feel confused. How should I get started?...; 哦吼吼 stm32/stm8

Urgent, I need to ask about the ARP and registry issues under WCE.: I'd like to state in advance that I'm not a virus developer, and my technology is not at that level yet. Even if I reach that level in the future, I won't harm anyone :). Haha, in desktop Windows syst...; zhaojg0924 Embedded System

Share some ADC classification and characteristics: [i=s]This post was last edited by dontium on 2015-1-23 11:21[/i][font=Arial, Microsoft YaHei, Microsoft YaHei, SimSun, 宋体, sans-serif][color=#000000][size=15px] In instrumentation systems, it is often...; qwqwqw2088 Analogue and Mixed Signal

Why does STM32F103 have an infinite loop when using its own IIC library?: [align=left][color=#333333][font=Arial]Question 1: [/font][/color][/align][align=left][color=#333333][font=Arial]I2C_CheckEvent() Stop here when checking: [/font][/color][/align] [align=left][color=#3...; yyyj锋 stm32/stm8

I want to make a smart car with 51. I hope you guys can help me. I will be grateful to you!!!: There is a smart car competition in the school. The track is a 300-meter road. The track includes straights and curves. The track is about 8 meters wide. The surface of the track is black. The two sid...; newbedeng MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components