logo Training

Live replay: Development and discussion of Microchip's multi-phase buck power supply control technology

Total of 1 lesson ,30 minutes and 56 seconds
Profile

In today's computing environment, the power consumption of CPU/GPU is increasing. As the output current requirements continue to increase, the cost-effectiveness of using a single buck regulator for power supply is low. Multi-phase buck regulators are widely used in computing applications due to their scalability and ripple interleaving advantages, as well as excellent current transmission performance. The ACOT architecture and stackable approach can drive larger loads. This seminar mainly introduces Microchip's latest 75V two-phase buck switch controller MIC213x using the ACOT architecture, which can be stacked up to 8 phases, and the HSC control achieves ultra-fast transient response under heavy loads; typical reference solutions in high current environments will also be demonstrated. Through this seminar, you will have a comprehensive understanding of application design cases for ACOT SMPS to achieve stable output and timely response.

You Might Like

Recommended Posts

CE6.0 programming help
I am now burning nk.bin of ce6.0. Below is the serial port information returned. But there is an error in the bottom line. Please help analyze it. Selection: D Mark the bootimage area in Flash as RESE
vinsonsu Embedded System
The ocx (win32) that can be used in the vc2005 smart device program dialog cannot be used in the vc#2005 smart device program and is grayed out. What is the reason? Experts can help
The ocx (win32) that can be used in the vc2005 smart device program dialog cannot be used in the vc#2005 smart device program and is grayed out. What is the reason? Experts can help
lixingping1125 Embedded System
Come report, come get some water
[color=#ffffff]http://www.laomaotao.net/?Y1884[/color] I am here to post comments!!! I haven't been here for a long time, come and have a look!!!
hyzhau Talking
Add PLL FPGA (cyclone4) development board experience post 05
Adding PLL (phase-locked loop) is an exercise in using IP cores. Taking the previous square wave generator as an example, first create a schematic file from the Verilog file (File->Create/updata). The
astwyg FPGA/CPLD
IoT Development Board Series 1 - Overview
[i=s] This post was last edited by fyaocn on 2016-8-22 11:16 [/i] 1. For IoT development, development boards are indeed a powerful tool. So far, there are indeed many types of development boards, and
fyaocn RF/Wirelessly
New Raspberry Pi released ~ Raspberry Pi Zero W only $10~~~
[i=s]This post was last edited by anqi90 on 2017-3-1 12:55[/i] Reposted from Engadget: [url=http://cn.engadget.com/2017/02/28/raspberry-pi-zero-w-is-a-10-computer-with-wifi-and-bluetooth/]Raspberry Pi
anqi90 Creative Market
Recommended Content
Web users are watching Change

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号