Training

Location:Training / Embedded Development / FPGA / Open source H.265 IP core / Open Source H.265 IP Core - DCT Q

You can log in to your eeworld account to continue watching：
Open Source H.265 IP Core - DCT Q
Login

Duration：13 minutes and 21 seconds
Date：2019/03/20

Uploader：抛砖引玉

Introduction

keywords： h265 IP

H.265 Video Encoder IP Core is an open source H.265 hardware video encoder that implements most of the functions of H.265 (or HEVC). It was developed by the research team of Professor Fan Yibo of the Video Image Processing Laboratory (VIP Lab) of the State Key Lab of ASIC & System, Fudan University, and is open source. Any organization or individual can use the above code for research and production purposes free of charge, and VIP Lab will continue to update and maintain the development of the H.265 hardware video encoder.

You Might Like

Recommended Posts

How to write infrared transmission code using Verilog: RT; transhuman Embedded System

Tetris is 25 years old, but it turns out it's not that old: "Puzzles" of different shapes, made up of small cubes, fall from the top of the screen one after another. Players try to make them form a complete strip or strips at the bottom of the screen by adjust; 水牛 Embedded System

What are the differences between STM32F103ZET6 and STM32F103RCT6: What are the differences between STM32F103ZET6 and STM32F103RCT6; QWE4562009 Integrated technical exchanges

PCIE simulation and application assistance: Because the PCIE development board is very expensive, I can only simulate it myself, calling the PCIE core that comes with quartus, which has a chaining DMA design. The waveform is also simulated. But; feimeng1 FPGA/CPLD

Questions about STK interaction: I want to use a computer to operate the STK in a SIM card. How can I do this? 1. Use the wavecom device and the AT command to perform the operation 2. I saw on the Internet that there are other FETCH; spy183 Embedded System

Verilog program simulation problem: [p=20, null, left][color=rgb(102, 102, 102)][font=Tahoma, Verdana, Arial,]I am learning FPGA and reading Xia Yuwen's Verilog book. [/font][/color][/p][p=20, null, left][color=rgb(102, 102, 102)][font=; chenbingjy FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号