• You can log in to your eeworld account to continue watching:
  • O(1) scheduling
  • Login
  • Duration:19 minutes and 45 seconds
  • Date:2021/03/30
  • Uploader:Lemontree
Introduction
keywords: operating system RISC-V
The operating system is the core system software in the computer system that is responsible for managing various software and hardware resources, and provides a good environment for application software to run. Mastering the basic principles of operating systems and their core technologies is a basic requirement for undergraduate computer science graduates from research-oriented universities. This course is a core course for computer majors. It uses mainstream operating systems as examples and the teaching operating system ucore as the experimental environment. It teaches the concepts, basic principles and implementation techniques of operating systems, and prepares students for the research and development of operating system software and the full use of operations. System functions to lay a solid foundation for application software research and development.
Unfold ↓

You Might Like

Recommended Posts

LPC1500 experience +2. Get the diagram right - schematic diagram
[postbg]bg4.png[/postbg]I forgot which link I downloaded the schematic from at first. It felt wrong. It seemed to be from a forum friend’s previous post or a promotional event link. I downloaded anoth
白丁 NXP MCU
Question + How should STM32 hardware I2C be used to ensure performance, reliability and maintainability?
I couldn't get a satisfactory answer from studying various web pages. Of course, there are some reasons: 1. First of all, the use of hardware I2C is for efficiency. Embedded processing performance is
sjtitr stm32/stm8
Interrupt function entry address problem
Is the entry address of the interrupt function fixed? I know they are placed in the pie, but I can't find the assignment statement. Where is this assignment statement placed? Where is the definition o
powered DSP and ARM Processors
How to use FPGA to display digital images?
How to use FPGA to display digital images?
yuechenping FPGA/CPLD
【Signal Processing】FPGA Information Processing Core IEEE Paper Collection
Without further ado, let me get straight to the information. Please support me.
hangsky FPGA/CPLD
MSP430G2231 Timer A
msp430g2231.h header file #define MC1 (0x0020u) /* Timer A mode control 1 */#define MC0 (0x0010u) /* Timer A mode control 0 */ and #define MC_0 (0*0x10u) /* Timer A mode control: 0 - Stop */ #define M
yusiaochong Microcontroller MCU

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号