• Duration:17 minutes and 50 seconds
  • Date:2023/10/28
  • Uploader:Lemontree
Introduction
keywords: radio frequency antenna
Phased array antenna refers to an antenna that changes the pattern shape by controlling the feed phase of the radiating units in the array antenna. It is an area array composed of a large number of identical radiating units. Each radiating unit is independently wave-controlled in phase and amplitude. and phase shifter control to obtain accurate and predictable radiation patterns for beam control and scanning. Phased array is mainly composed of three parts: antenna array element, wave control network and power divider. Its technology involves radio frequency transceiver system, amplifier, filter, phase shifter, power divider, antenna design, micro-assembly process, etc. Therefore, , phased array design technology can be called the "ceiling-level" technology in the microwave field.

1. Phased array principle and core technology;

2. Wave control network (TR component) architecture and core technology;

3. Phased array element type, structure and design technology;

4. Phased array antenna assembly process.
Unfold ↓

You Might Like

Recommended Posts

Transformer noise
When the ADJ voltage is more than 10V, there is a squeaking noise, but when it is adjusted to about 20V, the noise disappears. Why is this happening?
tangwei8802429 Analog electronics
Fishing alone at the canal
[b]Fishing Alone at the Canal Head[/b][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif]Selfie (homemade mobile phone holder installed on a homemade parasol pole) Fishing Alone at the Canal Head[
wangfuchong Talking
【Talk about DSP】Share my DSP development experience
[align=left][font=楷体,楷体_GB2312][size=4][color=red]I am very interested in the DSP essay solicitation activity! It has been almost a week since the activity started, but no one has participated. Is eve
37°男人 DSP and ARM Processors
FPGA simulation and hardware debugging results
I use FPGA to run an ARM soft core and test a program to light up an LED. The simulation result is consistent with what I want (the top LED port has output), but after downloading it to the FPGA devel
roc2 FPGA/CPLD
How to use design language to implement circuits and increase circuit speed?
1. Use parallel structure. Use pipeline method; 2. Use full synchronization design; 3. Use CASE statement instead of IF with priority ....ELSIF ....ELSIF
eeleader FPGA/CPLD

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号