• Duration:11 minutes and 13 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

Displacement Sensors
Excuse me, is there a displacement sensor that is small in size, has a measurement range of 0-5mm, and a measurement accuracy of 0.1mm?
lxz_123 Sensor
The problem of resistance
Color ring resistor value converter Resistor color ring to resistance value comparison table 4 color ring resistors use 3 color rings to indicate resistance value. The first two rings represent effect
wujun123 Analog electronics
FPGA implementation algorithm
Have you ever used FPGA to implement image algorithms? It feels so laborious, writing HDL code is so laborious, and the simulation results are not good. How do you do it? What do you think?
zleiqw FPGA/CPLD
ADA4937
Has anyone used ADA4937? I wonder if I can get an evaluation board from ADI. I want to improve the front-end circuit of AD9286.
lan54160 ADI Reference Circuit
Verilog Problems
I have written a four-bit unsigned adder in Verilog. The simulation of the test signal is fine, but the simulation of the main program cannot be simulated. I don't know if it is a problem with the cal
fengyiyong FPGA/CPLD
Build your own avr operating system (transferred)
PrefaceSince 2003, the enthusiasm for learning and applying RTOS for microcontrollers has been rising. In 2003, before leaving campus, during the months of SARS, I bought a copy of Shao Beibei's "UCOS
automation Microchip MCU

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号