• You can log in to your eeworld account to continue watching:
  • Lesson 12 Dual-port RAM used in embedded block RAM
  • Login
  • Duration:44 minutes and 57 seconds
  • Date:2016/03/25
  • Uploader:phantom7
Introduction
  Here, Brother Xiaomei will share with you our carefully recorded and edited series of FPGA learning tutorials - "Brother Xiaomei's FPGA Design Ideas and Verification Methods Video Tutorial". The tutorial fully considers the actual situation of 0-level friends and guides learners step by step in analyzing ideas, writing code, simulation verification, and board-level debugging. Teach grammar, learn simulation, step by step, until finally designing several more comprehensive logic systems.


  The tutorial uses our self-developed Xinxianhang FPGA learning board as the experimental platform. Through several basic and comprehensive system design explanations, we can master the ideas and methods of FPGA design and verification step by step.

Unfold ↓

You Might Like

Recommended Posts

Why is the DAC output pulled low when connected to the coaxial line?
There is no problem when the DAC output signal is directly measured with an oscilloscope probe, but once it is tested through the SMA terminal connected to the coaxial cable, the entire DAC output is
jiajie270 Analog electronics
It got stuck when compiling with bc45, please give me some advice, thank you
Stuck at this step: C:\BC45\BIN\MAKE -f TEST.MAK. The interface prompts this: ****************************************************************************** * uC/OS-II * The Real-Time Kernel * * (c) C
woshiyulei Real-time operating system RTOS
CC2650 development board DIY Part 1 - One thing you need to consider before designing: "How to debug"
[i=s]This post was last edited by fyaocn on 2015-11-2 13:10[/i] One thing you need to consider before DIY design of CC2650 development board - how to debug 1. DIY of CC2650 development board must firs
fyaocn RF/Wirelessly
Jianghu to the rescue
atmega64 X0 input is 24V VCC bit 5V PE is set to input weak pull-up when 24V is on the microcontroller burns out... help
haokun Microchip MCU
How to implement data collection in Delphi?
How to make a data collection program? How to implement it in Delphi? I just started learning it. Can you tell me?
fengjia Embedded System
Please help me with the Chinese translation problem of 2450/51/16 MLC
Hi guys, is there anyone using 2450, 51, 16 BSP, using MLC mode? I encountered a strange problem, when compiling English, there is no problem, the file can be generated normally; but when compiling Ch
kaixin1 Embedded System

推荐文章

创新的FPGA技术实现低功耗、模块化、小尺寸USB解决方案 2025年01月21日
USB技术的开发面临着独特的挑战,主要原因是需要在受限的设备尺寸内实现稳定互连、高速度和电源管理。各种器件兼容性问题、各异的数据传输速度以及对低延迟和低功耗的要求,给工程师带来了更多压力,他们需要在严格的技术限制范围内进行创新。工程师必须将USB功能集成到越来越小的模块中,并在功能与设计限制之间取得平衡。 本文总结了业界用于高性能 USB 3 设备的一些典型解决方案,...
国产FPGA SoC芯选择,米尔安路飞龙核心板重磅发布 2025年01月09日
在边缘智能、物联网、5G通信和自动驾驶等技术的快速发展下,FPGA市场需求呈现爆发式增长。 国产FPGA也在这场技术浪潮中崭露头角,吸引了广大行业人士的关注。 今天,米尔电子基于安路科技最新一代国产工业级FPGA FPSoC——发布MYC-YM90X SOM模组及评估板套件。该产品采用安路飞龙DR1M90, 95K LEs 可编程逻辑,片上集成 64位2x Corte...
STM32与FPGA用FMC进行通讯 2025年01月08日
stm32正常按读写SDRAM进行配置,FPGA进行信号采集。 FPGA信号采集发现SDWNE是高但H7手册上时序显示是低,造成无法像FPGA模拟的SDRAM无法写入数据 FPGA采集信号应该在时钟下降沿,上升沿采集,数据会发生错误。 从FPGA读取数据发现列地址最多到255,最后发现行地址变化了,在stm32中的列地址位数为8,修改为11位后正常...
基于FPGA的多电机实时仿真测试方案 2025年01月08日
随着伺服控制技术的发展,多电机控制系统得到了广泛的应用。为了尽可能减少系统的开发周期及成本,通常采用的方法是,在实体电机确定生产或多电机控制系统控制算法选用前,对多电机同步控制系统进行实时仿真。 但目前业内基于FPGA纳秒级实时仿真平台大多是基于单电机而设计,如需进行多电机实时仿真,则需要进行FPGA的拓展和底层架构的修改,极大增加了用户的使用成本和学习精力。 Eas...

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号