• You can log in to your eeworld account to continue watching:
  • Design method of finite length unit impulse response (FIR) filter (2)
  • Login
  • Duration:19 minutes and 32 seconds
  • Date:2017/03/19
  • Uploader:老白菜
Introduction
The digital signal processing course is a course for third-year students majoring in electronic information. It is a course that lays the foundation for students to learn professional knowledge after they have completed the signal and system courses. This course will enable students to master the basic theories and methods of digital signal processing through lectures, exercises, and experiments. The course should avoid extensive duplication of content from the "Signals and Linear Systems" course while maintaining the integrity of the course. While briefly reviewing discrete-time signal and system theory, the discussion is closely linked to some specific issues in digital signal processing. Students should also master some necessary software tools when studying this course, which is not only conducive to strengthening conceptual understanding, but also an indispensable step for further study and research in the future.
Unfold ↓

You Might Like

Recommended Posts

CPLD and DSP pin connection problem
As shown in the figure, the CPLD pins TEA6, TEA7, TEA8, TEA9 are connected to the address lines of the DSP. If Quartus is used to program OUT0<=TEA6, OUT1<=TEA7, OUT2<=TEA8, OUT3<=TEA9, then are the O
JasonnLee FPGA/CPLD
Wedge Theorem
Even if you have your own opinion, it will be hard for you not to waver if ten of your friends have the opposite opinion. Proposer: Ivor Wech, an economist at the University of California, Los Angeles
白丁 Talking
Multi-channel alarm design
Share with everyone!!!
zlhx0000 Industrial Control Electronics
Op amp data
Very good information, please share it with everyone.
zhengyingwei MCU
xilinx spartan-3e prom configuration problem
The RAM configuration is successful and the program can run (LCD displays the program), but when configuring the xcf04s serial platform flash prom, it also prompts "Programe succeed", but there is no
沧海小鱼er FPGA/CPLD
I don't understand the bit 11 and bit 10 of STM32TIM1_BDTR_. Please give me some advice.
Bit 11 and bit 10 of STM32TIM1_BDTR_ are two bits of OSSR. I don't understand OSS, please give me some advice. First, the OSSR bit: the data sheet explains as follows: OSSR: Operation mode shutdown st
yuke30 stm32/stm8

Recommended Content

Hot VideosMore

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号