• You can log in to your eeworld account to continue watching:
  • Discrete Fourier transform and its fast algorithm (12)
  • Login
  • Duration:23 minutes and 29 seconds
  • Date:2017/03/19
  • Uploader:老白菜
Introduction
The digital signal processing course is a course for third-year students majoring in electronic information. It is a course that lays the foundation for students to learn professional knowledge after they have completed the signal and system courses. This course will enable students to master the basic theories and methods of digital signal processing through lectures, exercises, and experiments. The course should avoid extensive duplication of content from the "Signals and Linear Systems" course while maintaining the integrity of the course. While briefly reviewing discrete-time signal and system theory, the discussion is closely linked to some specific issues in digital signal processing. Students should also master some necessary software tools when studying this course, which is not only conducive to strengthening conceptual understanding, but also an indispensable step for further study and research in the future.
Unfold ↓

You Might Like

Recommended Posts

I just started learning VHDL and I have some questions to ask you! Please help me.
I would like to ask you, why when my key0_state generates a falling edge, dout1, dout2, dout3 can all be assigned a value of 0, but when other key_states generate a falling edge, dout1, dout2, dout3 c
jinghong21 FPGA/CPLD
[Help] Questions about 430 procedure??? Thank you
#includevoid main(void){WDTCTL=WDTPW+WDTHOLD;TACTL=TASSEL0+TACLT+MC0;CCTL0=CCIE;CCR0=16384;P3DIR|=BIT7;_EINT();while(1);//Excuse me, what is the use of this statement? Which statements are executed in
烟头小徐 Microcontroller MCU
Help!!!
Hey guys, does anyone have the application circuit diagram of the ADG408 analog switch to complete the eight-choose-one function? Can you share it? I am a novice and I really don’t understand how it r
小桥流水0201 PCB Design
XILINX SPARTAN-6 FPGA SP601 Evaluation Kit Available for a Limited Time
http://china.xilinx.com/products/devkits/EK-S6-SP601-G.htmSale price: $249!Provide industry information to facilitate colleagues
eeleader FPGA/CPLD
What is the reason for this STLINK error?
I would like to ask everyone, what is this error? ? Thank you.
小时 stm32/stm8
Share the problem and solution of using TB to capture pulse width of MSP430
Hardware: MCU: MSP430F149Crystal: 32K, 8MInput signal: 10ms low level, 7.5ms high level received via wireless,Input port: P4.0 (TB0)Requirement: Capture the pulse width of the low level Software:1. In
火辣西米秀 Microcontroller MCU

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号