Renesas Offers a Complete Solution for Powering Rad Hard FPGAs
Designed for SET immunity
Optimized to power multi-channel FPGA devices
Many space grade FPGAs require a core voltage of 1.0V, which is supplied by the ISL70002SEH, an auxiliary voltage of 2.5V, which is supplied by the ISL70001SEH, and an I/O voltage of 3.3V which is supplied by the ISL75051SRH.
The ISL70001SEH and ISL70002SEH are total dose and SEE hardened high efficiency, monolithic synchronous buck regulators with integrated MOSFETs. These single chip power solutions operate over an input voltage range of 3V to 5.5V and provide a tightly regulated output voltage that is externally adjustable from 0.8V to ~85% of the input voltage. The ISL70001SEH can provide up to 6A (TJ ≤ +145°C) of output current while the ISL70002SEH can provide up to 12A (TJ ≤ +150°C) of output current.
The ISL75051SRH is a radiation hardened, low voltage, high current, single output LDO specified for up to 3.0A of continuous output current. It can operate over an input voltage range of 2.2V to 6.0V and is capable of providing output voltages of 0.8V to 5V with an external resistor divider. Dropout voltages as low as 65mV can be realized with this device.
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet