ohahaha

Online interactive 450W UPS reference design-230V/50Hz model

STEVAL-ISS001V2

Overview

This UPS reference design was built employing off-line topology with AVR boost and buck regulation of the mains. The inverter module contains the push-pull DC-DC converter and the DC-AC output full bridge generating a quasi-sine waveform.

A microcontroller controls all UPS functions. It monitors the mains parameters (input/output mains voltage and phase, output inverter voltage, battery voltage, output current and output power) in order to ensure the proper level of the output voltage.
The UPS was designed with RS-232 joint signal and USB interfaces (USB for RS-232 converter). It is possible to connect the UPS to a PC using an RS-232 or USB cable and control the UPS status through the "UPS Monitor 3.0x" software that must be installed on the same PC.

Main features

Battery quantity: 2 pieces
Backup time (full load): 2.5 - 3 min.
Battery capacity: 7.2 Ah
Battery nominal voltage: 12 V
Operating temperature: 0 °C to +40 °C
Battery recharge: two steps
Size (H x W x D): 175 mm x 120 mm x 430 mm
Storage temperature: -20 °C to +60 °C
Weight: 11 kg
Transfer time: Class 3 [EN62040-3]

On battery output waveform: quasi-sine (square wave)
Output rating power: 700 VA / 450 W
Input frequency: 50 Hz
Input voltage: 160 Vac ± 3% - 294 Vac ± 3%
Output frequency: 50 Hz ± 0.1 Hz
Typical recharge time: 8 h
EMI Classification: EN 62040-2
Output voltage: 184 - 265 Vac ± 3 Vac
Shipping weight: 11.5 kg

Design Files

Line interactive 450 W UPS reference design - 230 V / 50 Hz model

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-20 14:38:33

CAN to WiFi adapter schematic diagram (paid answer)
FPGA uses XC6SLX4 chip, CAN controller uses ADM3053, to realize the function of CAN to WiFi, the specific requirements are as follows:
The picture on the Secure Digital/Multimedia Card (SD/MMC) has a question mark?
[img]C:\Documents and Settings\Administrator\Desktop\sd.bmp[/img] Why is there a question mark?
Share all information (rotating LED three-dimensional flat integrated board production) 4 modes infrared remote control switching
All production materials sharing: Wireless power supply is used to power the rotating motherboard ! It is quieter when rotating ! Since several versions have been produced , the balance problem has be
How to distribute .CMD files
Taking the TMS320F2812 chip as an example, combined with specific simulation debugging examples, this paper explains how to allocate .cmd files quickly and accurately. 1. Configuration of storage spac
About DS1302 welding circuit
Problem symptoms: I would like to ask experts who have used ds1302 clocks. The clock can be realized on the development board, but after soldering it on the circuit board, it can't work and displays t
When using IP to generate PLL clock, ISE warning 1127 appears. How to eliminate it?
[i=s]This post was last edited by DevilMayCry on 2017-11-5 23:51[/i] As the title says, when using IP to generate PLL clock in ISE14.7, there will always be two warnings as follows: [color=#ffa500]HDL

Datasheet More

Circuits More