elleny

NCV885201GEVB: P-channel, 100% duty cycle, non-synchronous buck controller, automotive-grade evaluation board

NCV885201GEVB: P-Channel, 100% Duty Cycle, Non-Synchronous Buck Controller, Automotive Grade Evaluation Board

Overview

The NCV885201GEVB Evaluation Board is designed to effectively evaluate the NCV8852, which is an adjustable-output non-synchronous buck controller which drives an external P-channel MOSFET. The device uses peak current mode control with internal slope compensation. The IC incorporates an internal regulator that supplies charge to the gate driver. Protection features include internal soft-start, undervoltage lockout, cycle-by-cycle current limit, hiccup-mode overcurrent protection, hiccup-mode short-circuit protection. Additional features include programmable switching frequency, low quiescent current sleep mode and externally synchronizable switching frequency.

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-05-12 19:01:00

Conjecture about Wince->WM
I would like to ask the experts in the forum, if I want to copy the upper layer of WM, such as the registry and applications directly into the wince project, can I get all the applications and interfa
Is there anyone in the forum who is an expert in 24G planar microstrip radar signal processing?
Our company has developed 24G planar microstrip radar technology, but the current difficulty is concentrated on DSP signal processing. I wonder if there are experts in this field in the forum who woul
Design of Multi-machine Communication Dispatch and Command System with I2C Bus
The structure, working principle and data transmission mode of I2C bus are discussed. The design of multi-machine communication software and hardware based on I2C bus is discussed, and a program-contr
Can EPM240 accommodate 5 serial ports?
I know I sent it to the wrong place, but it's urgent and this is very popular. Please forgive me. Is it okay if DEV_OE and DEV_CLRn are not accepted?
Happy Sharing: 51 Programs
On-chip RAM initialization subroutine IBCLR: MOV A,R0 MOV R1,A CLR A IBC1: MOV @R1,A INC R1 DJNZ R7,IBC1 RET ; Off-chip RAM initialization subroutine EBCLR1: MOV A,ADDPL MOV DPL,A MOV A,ADDPH MOV DPH,
【TI Recommendation】【Summary】GPIO Module Summary Post
According to my suggestion, the posts are categorized as follows: GPIO Module 1: Who can help explain the meaning of GPIO address mask? https://bbs.eeworld.com.cn/viewthread.php?tid=305581extra=page%3

Datasheet More

Circuits More