EEWORLDEEWORLDEEWORLD

Part Number

Search

70V7319S133BCI8

Description
SRAM 256K x 18 Synchronous Bank-Switchable Dual-Port SRAM
Categorystorage   
File Size735KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

70V7319S133BCI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
70V7319S133BCI8 - - View Buy Now

70V7319S133BCI8 Overview

SRAM 256K x 18 Synchronous Bank-Switchable Dual-Port SRAM

70V7319S133BCI8 Parametric

Parameter NameAttribute value
Product CategorySRAM
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Memory Size4 Mbit
Organization256 k x 18
Access Time4.2 ns
Maximum Clock Frequency133 MHz
Interface TypeParallel
Supply Voltage - Max3.45 V
Supply Voltage - Min3.15 V
Supply Current - Max675 mA
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseCABGA-256
PackagingReel
PackagingCut Tape
Height1.4 mm
Length17 mm
Memory TypeSDR
Moisture SensitiveYes
Factory Pack Quantity1000
TypeSynchronous
Width17 mm
Unit Weight0.098203 oz
HIGH-SPEED 3.3V 256K x 18
SYNCHRONOUS
BANK-SWITCHABLE
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
Features:
IDT70V7319S
256K x 18 Synchronous Bank-Switchable Dual-ported SRAM
Architecture
64 independent 4K x 18 banks
– 4 megabits of memory on chip
Bank access controlled via bank address pins
High-speed data access
– Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz) (max.)
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MH
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus match-
ing compatibility
LVTTL- compatible, 3.3V (±150mV) power supply
for core
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on each
port
Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
Available in a 208-pin fine pitch Ball Grid Array (fpBGA) and
256-pin Ball Grid Array (BGA)
Supports JTAG features compliant with IEEE 1149.1
Green parts available, see ordering information
Functional Block Diagram
PL/FT
L
OPT
L
CLK
L
ADS
L
CNTEN
L
REPEAT
L
R/W
L
CE
0L
CE
1L
UB
L
LB
L
OE
L
PL/FT
R
OPT
R
CLK
R
ADS
R
CNTEN
R
REPEAT
R
R/W
R
CE
0R
CE
1R
UB
R
LB
R
OE
R
CONTROL
LOGIC
MUX
4Kx18
MEMORY
ARRAY
(BANK 0)
MUX
CONTROL
LOGIC
I/O
0L-17L
I/O
CONTROL
MUX
4Kx18
MEMORY
ARRAY
(BANK 1)
MUX
I/O
CONTROL
I/O
0R-17R
A
11L
A
0L
BA
5L
BA
4L
BA
3L
BA
2L
BA
1L
BA
0L
ADDRESS
DECODE
ADDRESS
DECODE
A
11R
A
0R
BA
5R
BA
4R
BA
3R
BA
2R
BA
1R
BA
0R
BANK
DECODE
MUX
4Kx18
MEMORY
ARRAY
(BANK 63)
BANK
DECODE
NOTE:
1. The Bank-Switchable dual-port uses a true SRAM core
instead of the traditional dual-port SRAM core. As a result, it
has unique operating characteristics. Please refer to the
functional description on page 19 for details.
MUX
,
TDI
TDO
JTAG
TMS
TCK
TRST
5629 drw 01
JUNE 2015
1
©2015 Integrated Device Technology, Inc.
DSC 5629/10

70V7319S133BCI8 Related Products

70V7319S133BCI8 70V7319S166BF8 70V7319S166BC 70V7319S166BCGI 70V7319S200BC8 70V7319S133BC 70V7319S133BFI8 70V7319S133BFI
Description SRAM 256K x 18 Synchronous Bank-Switchable Dual-Port SRAM SRAM 256K X 18, 4M SRAM 256K X 18, 4M SRAM 256K X 18, 4M SRAM 256Kx18 STD-PWR 3.3V SYNC BANK-SWITCH RAM SRAM 256K X 18, 4M SRAM 256K X 18, 4M
Product Category SRAM SRAM SRAM SRAM SRAM SRAM SRAM SRAM
Manufacturer IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
RoHS No No No Details No No No No
Memory Size 4 Mbit 4 Mbit 4 Mbit 4 Mbit 4 Mbit 4 Mbit 4 Mbit 4 Mbit
Organization 256 k x 18 256 k x 18 256 k x 18 256 k x 18 256 k x 18 256 k x 18 256 k x 18 256 k x 18
Access Time 4.2 ns 3.6 ns 20 ns 3.6 ns 3.4 ns 4.2 ns 4.2 ns 4.2 ns
Interface Type Parallel Parallel Parallel Parallel Parallel Parallel Parallel Parallel
Supply Voltage - Max 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V
Supply Voltage - Min 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V
Supply Current - Max 675 mA 790 mA 790 mA 830 mA 950 mA 645 mA 675 mA 675 mA
Minimum Operating Temperature - 40 C 0 C 0 C - 40 C 0 C 0 C - 40 C - 40 C
Maximum Operating Temperature + 85 C + 70 C + 70 C + 85 C + 70 C + 70 C + 85 C + 85 C
Mounting Style SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT
Package / Case CABGA-256 CABGA-208 CABGA-256 CABGA-256 CABGA-256 CABGA-256 CABGA-208 CABGA-208
Height 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm
Length 17 mm 15 mm 17 mm 17 mm 17 mm 17 mm 15 mm 15 mm
Memory Type SDR SDR SDR SDR SDR SDR SDR SDR
Factory Pack Quantity 1000 1000 6 90 1000 6 1000 7
Type Synchronous Synchronous Synchronous Synchronous Synchronous Synchronous Synchronous Synchronous
Width 17 mm 15 mm 17 mm 17 mm 17 mm 17 mm 15 mm 15 mm
Maximum Clock Frequency 133 MHz 166 MHz - 166 MHz 200 MHz 133 MHz 133 MHz 133 MHz
Packaging Cut Tape Reel Tray Tray Reel Tray Reel Tray
Moisture Sensitive Yes - Yes Yes Yes Yes Yes Yes
Unit Weight 0.098203 oz - 0.098203 oz 0.098203 oz 0.098203 oz 0.098203 oz - -
[Recruitment of Talents] Talents will guide you in WEBENCH DIY!
[font=微软雅黑][size=5] We need to recruit WEBENCH experts. If you are familiar with the major functions of webench, have you used webench to design many times? Or have you achieved outstanding results in...
maylove Analogue and Mixed Signal
How to make wealthy people like to associate with you?
If you want your "connections" to help you, you must first turn your connections into "noble people", and the prerequisite is to make the wealthy people "like you and accept you". How to make wealthy ...
茉莉 Talking
Show the process of WEBENCH design + multi-channel clock signal design
[i=s]This post was last edited by ltbytyn on 2014-8-16 13:43[/i] [align=left][font=宋体]Multi-channel clock signal design[/font][/align][align=left][font=宋体]In the modern era of rapid development of MCU...
ltbytyn Analogue and Mixed Signal
I have a thesis defense the day after tomorrow (FM radio) Can anyone help me explain the schematic diagram
I have a picture but I don't know if I can post it. If I can, please add me on QQ 113742417...
诸葛不良 MCU
Parameter Analysis of Frequency Measurement Signal Using Single Chip Microcomputer
According to the working characteristics of MCS---51 and 98 series single-chip microcomputer timer/counter, this paper analyzes the frequency signal and proposes different methods for signals with dif...
rain MCU
Seeking STM8+COSMIC program interrupt routine
I don't know much about COSMIC interrupts, please give me a routine...
开局 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 6  1478  1744  69  320  1  30  36  2  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号