93LC46B/PA26 datasheet, PDF - EEWORLD Datasheet

93LC46B/PA26: Description64 X 16 MICROWIRE BUS SERIAL EEPROM, PDIP8, 0.300 INCH, PLASTIC, DIP-8; Categorystorage storage; File Size306KB，12 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric View All

93LC46B/PA26 Overview

64 X 16 MICROWIRE BUS SERIAL EEPROM, PDIP8, 0.300 INCH, PLASTIC, DIP-8

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	DIP
package instruction	DIP,
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	1000000 ERASE/WRITE CYCLES MIN; DATA RETENTION > 200 YEARS
Maximum clock frequency (fCLK)	2 MHz
Data retention time - minimum	200
JESD-30 code	R-PDIP-T8
JESD-609 code	e3
memory density	1024 bit
Memory IC Type	EEPROM
memory width	16
Number of functions	1
Number of terminals	8
word count	64 words
character code	64
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64X16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Serial bus type	MICROWIRE
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2.5 V
Nominal supply voltage (Vsup)	2.7 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	THROUGH-HOLE
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum write cycle time (tWC)	6 ms
Base Number Matches	1

Ask a simple VHDL question, the signal line is assigned an initial value: I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...; sioca FPGA/CPLD

USB short body patch specification diagram useful take away: USB short body patch specification diagram...; qwqwqw2088 PCB Design

I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?: Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...; sanny777 Embedded System

What does the asterisk mean in Tiantong core material?: What do the asterisks in the picture mean?...; kankelo RF/Wirelessly

LP2950-50 does not produce 5V voltage: My goal is to convert 15V voltage to 5V voltage. I chose LP2950-50 as the voltage regulator. However, the input I tested was 15.8V (not exceeding the 30V specified in the data sheet), but the output v...; 双子charming1 Analogue and Mixed Signal

【CN0009】Implementing a 4 mA to 20 mA process control loop using the AD5662 DAC: Circuit Function and AdvantagesIn many process control applications, two-wire current transmitters are often used to transmit analog signals in a high noise environment. These current transmitters hav...; EEWORLD社区 ADI Reference Circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components