EEWORLDEEWORLDEEWORLD

Part Number

Search

DCP4P05160SN2AJY00

Description
Film Capacitors DC-LINK MKP 4 16.0 uF 1100 VDC 31x46x41.5 SN
CategoryPassive components   
File Size413KB,12 Pages
ManufacturerWIMA
Websitehttps://www.wima.de/
Download Datasheet Parametric View All

DCP4P05160SN2AJY00 Online Shopping

Suppliers Part Number Price MOQ In stock  
DCP4P05160SN2AJY00 - - View Buy Now

DCP4P05160SN2AJY00 Overview

Film Capacitors DC-LINK MKP 4 16.0 uF 1100 VDC 31x46x41.5 SN

DCP4P05160SN2AJY00 Parametric

Parameter NameAttribute value
Product CategoryFilm Capacitors
ManufacturerWIMA
Termination StyleRadial
ProductDC Link Film Capacitors
DielectricPolypropylene (PP)
Capacitance16 uF
Voltage Rating DC920 VDC
Tolerance10 %
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 85 C
WIMA DC-LINK MKP 4
Metallized Polypropylene (PP) - Capacitors for DC-Link Applications.
Capacitances from 1.0
mF
to 400
mF.
Rated Voltages from 400 VDC to 1300 VDC.
Special Features
˜
˜
˜
˜
˜
˜
Capacitances up to 400
mF
High volume/capacitance ratio
Excellent self-healing properties
Very low dissipation factor
High reliability
2-pin and 4-pin contact configuration
(plate versions on request)
˜
AEC-Q200 qualified
˜
According to RoHS 2011/65/EU
D
Electrical Data
Capacitance range:
1
mF
to 400
mF
(intermediate values on request)
Rated voltages:
400 VDC, 500 VDC, 600 VDC,
800 VDC, 900 VDC, 1100 VDC, 1300 VDC
Capacitance tolerances:
±20%, ±10%, ±5%
Operating temperature range:
–55+ C to +105+ C (hot spot including
self-heating)
Climatic test category:
55/085/56
in accordance with IEC
Dissipation factors
at +20° C:
PCM
27.5
37.5
52.5
1 kHz
15 x 10
-4
30 x 10
-4
50 x 10
-4
10 kHz
160 x 10
-4
210 x 10
-4
260 x 10
-4
Insulation resistance
at +20+ C:
30 000 sec (M¸ x
mF)
Measuring voltage: 100 V/1 min.
Test voltage:
1.2 U
r
, 2sec
Dielectric absorption:
0.05 %
Specific dissipation:
Box size
Specific dissipation in Watts per K
W x H x L in mm above the ambient temperature
9 x 19 x 31.5
11 x 21 x 31.5
13 x 24 x 31.5
15 x 26 x 31.5
17 x 29 x 31.5
27 x 15 x 41.5
17 x 34.5 x 31.5
20 x 39.5 x 31.5
19 x 32 x 41.5
20 x 39.5 x 41.5
24 x 45.5 x 41.5
31 x 46 x 41.5
35 x 50 x 41.5
40 x 55 x 41.5
35 x 50 x 57
45 x 55 x 57
45 x 65 x 57
0.021
0.025
0.030
0.034
0.039
0.043
0.044
0.053
0.054
0.065
0.080
0.092
0.106
0.123
0.132
0.164
0.184
Typical Applications
As intermediate circuit capacitor e.g.
in high power converter technology,
power supplies, solar inverters etc.
Construction
Dielectric:
Polypropylene (PP) film
Capacitor electrodes:
Vacuum-deposited
Internal construction:
Plastic film
Vacuum-deposited
electrode
Metal contact layer
(schoopage)
Termination
Voltage and current derating:
A derating factor of 1.35% per K must be
applied from +85° C for DC voltages and
from +70° C for AC currents (I
rms
). Addition-
ally a derating factor of 4.5% per K must be
applied from +85° C for AC currents (I
rms
)
Reliability:
Operational life
100
000 hours
(U
r
and 70) C)
Failure rate
l
0
(0.5 x U
r
and 40) C)
P
=
C
N
[mF] x U
r
[V]
P
10 000
10 000 <
P
25 000
25 000 <
P
50 000
50 000 <
P
100
000
P
> 100 000
Maximum pulse rise time:
PCM
27.5
37.5
52.5
<
<
<
<
<
l
0
2
5
10
20
30
fit
fit
fit
fit
fit
Packing
Packing units at the end of the catalogue
For further details and graphs please
refer to Technical Information.
Encapsulation:
Solvent-resistant, flame-retardant plastic
case with epoxy resin seal, UL 94 V-0
Terminations:
Tinned wire (plate versions on request).
Marking:
Colour: Red. Marking: Black.
max. pulse rise time V/msec at T
A
< 40) C
400 VDC 500 VDC 600 VDC 800 VDC 900 VDC 1100 VDC 1300 VDC
11
8
5
15
10
7
27
19
13
29
21
15
35
22
18
43
29
21
50
35
25
for pulses equal to the rated voltage
122
04.18
Have you ever encountered such a situation when using ise10.1?
When using ise10.1, have you ever encountered such a situation: after the map is successful, as soon as you enter the layout and routing, an error occurs and there is no error message? How can I fix t...
逍遥 FPGA/CPLD
Generate two control pulses based on FPGA
[b] How to generate two control pulses based on FPGA (cycle, pulse width, duty cycle, and timing relationship are adjustable) and use the control pulses to control two industrial cameras? I am a first...
HAORUIMIN FPGA/CPLD
LED electronic light box control circuit
[size=5]Help: I like LED very much, but I don’t understand circuit control technology[/size] [size=5]I would like to ask you to help me design a LED electronic light box control circuit,[/size] [size=...
zeafee Mobile and portable
How to wire BGA?
I am now going to draw a 144-pin BGA package circuit board. This is my first time drawing a six-layer board. I want to ask how to drill holes one by one. Are there any requirements? Do I have to drill...
junliyang Embedded System
Very good
If you have any, please give me one too, thank you! ! [email=tuoming624@yahoo.com.cn]tuoming624@yahoo.com.cn[/email]...
tuoming624 MCU
Big brother or sister, please help me.
Regarding the information on the design of single hydraulic prop seal quality detection using a single chip microcomputer, thank you, thank you...
xuzhougongzuo MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1894  2786  2794  2455  2070  39  57  50  42  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号