Features ................................................................................................................................................................ 6
Data Path Logic............................................................................................................................................ 8
Initialization State Machine .......................................................................................................................... 8
Signal Descriptions ............................................................................................................................................... 8
Using the Local User Interface.............................................................................................................................. 9
Initialization and Auto-Refresh Control....................................................................................................... 10
Command and Address ............................................................................................................................. 11
Data Write .................................................................................................................................................. 12
Data Read .................................................................................................................................................. 13
Read/Write with Auto Precharge................................................................................................................ 13
Type Tab ............................................................................................................................................................. 20
Bank Size ................................................................................................................................................... 22
User Slot Size ............................................................................................................................................ 22
EMR Prog During Init ................................................................................................................................. 22
Auto Refresh Burst Count .......................................................................................................................... 22
External Auto Refresh Port ........................................................................................................................ 22
Info Tab ............................................................................................................................................................... 24
Chapter 4. IP Core Generation............................................................................................................. 25
Licensing the IP Core.......................................................................................................................................... 25
Getting Started .................................................................................................................................................... 25
IPexpress-Created Files and Top Level Directory Structure............................................................................... 27
Simulation Files for Core Evaluation ................................................................................................................... 30
Testbench Top ........................................................................................................................................... 30
Obfuscated Core Simulation Model ........................................................................................................... 30
Memory Model ........................................................................................................................................... 31
Memory Model Parameter.......................................................................................................................... 31
Enabling Hardware Evaluation in Diamond................................................................................................ 31
Enabling Hardware Evaluation in ispLEVER.............................................................................................. 31
Updating/Regenerating the IP Core .................................................................................................................... 31
Regenerating an IP Core in Diamond ........................................................................................................ 31
Regenerating an IP Core in ispLEVER ...................................................................................................... 32
I/O Types for DDR...................................................................................................................................... 34
Telephone Support Hotline ........................................................................................................................ 41
E-mail Support ........................................................................................................................................... 41
Local Support ............................................................................................................................................. 41
Internet ....................................................................................................................................................... 41
Revision History .................................................................................................................................................. 42
Appendix A. Resource Utilization ....................................................................................................... 43
Ordering Part Number................................................................................................................................ 43
IPUG93_1.2, March 2015
4
DDR & DDR2 for MachXO2 PLD Family User’s Guide
Chapter 1:
Introduction
The Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) Controller is a general-
purpose memory controller that interfaces with industry standard DDR/DDR2 memory devices/modules and pro-
vides a generic command interface to user applications. This core reduces the efforts required to integrate the
DDR/DDR2 memory controller with the remainder of the application and minimizes the need to deal with the
DDR/DDR2 memory interface. This core utilizes dedicated DDR input and output registers in the Lattice devices to
meet the requirements for high-speed double data rate transfers. The timing parameters for a memory device or
module can be set through the signals that are input to the core as a part of the configuration interface. This capa-
bility enables effortless switching among different memory devices by updating the timing parameters to suit the
application without generating a new core configuration.
Throughout this user’s guide, the term ‘DDR’ is used to represent the first-generation DDR memory. Since this doc-
ument covers both the Lattice DDR and DDR2 memory controller IP cores, use of the term ‘DDR’ indicates both
DDR and DDR2.
Quick Facts
Table 1-1 gives quick facts about the DDR IP core for MachXO2™ devices.
Perhaps second only to Ohm's Law in electronics is Moore's Law: The number of transistors that can be packed into a chip doubles every two years or so. Since the physical size of a chip remains roughl...
[p=28, null, left][font=微软雅黑][size=3][/size][/font][/p][p=28, null, left][font=微软雅黑][size=3]The 2018 Xiaomi AIoT Developer Conference was held today. At the conference, Lei Jun proposed the concept of...
Last week, my company received a legal letter from Altimum, saying that someone in our company was using pirated software. Today, the company issued a notice prohibiting the use of DXP and Designer PC...
When I was tuning, it said, "the selection cannont be launched," and then a green light on the board stayed on, and the two LEDs flashed red and green? What's going on? I admit that I'm a real novice....
EDDP Motor Control Demonstration Platform Usage Guide : https://training.eeworld.com.cn/course/4853EDDP (Electric Drives Demonstration Platform) is an open source motor control kit based on Xilinx Zyn...
In early 2002, I started to write a working program for an IC card prepaid electricity meter. The meter used Philips' 8-bit 51-expanded single-chip microcomputer
87LPC764
, and wa...[Details]
As LEDs continue to improve in almost every aspect of performance and cost, LED lighting is being used in an increasingly wide range of applications, among which LED street lights are a focus of in...[Details]
1 Introduction
As an emerging microfabrication technology, micro-electromechanical system (MEMS) technology has begun to be applied in various fields. It can integrate functions such as inform...[Details]
introduction
The emergence of high-performance, low-power embedded CPUs and high-reliability network operating systems has made it possible to implement applications with large amounts of comp...[Details]
1 Introduction
Intelligent control instruments are one of the most commonly used controllers in industrial control. They are mainly aimed at a specific parameter (such as pressure, tempera...[Details]
1 Introduction
Water resources are the basic conditions for human survival and the lifeline of economic development. The reality shows that due to the global shortage of water resources and th...[Details]
Flooded Batteries
This battery developed in Germany can be used to power flashlights, strobe lights and toys as long as it is filled with water. This battery can be stored for 50 years and can...[Details]
Introduction
Liquid crystal, as a display device, is widely used in low-power products such as instruments, meters, and electronic equipment with its unique advantages. In the past, the displ...[Details]
Capacitance Measurement
Used to verify that capacitors meet the manufacturer's specifications. For quality control, a group of capacitors may be placed in an environmental chamber and the cap...[Details]
Introduction
Automakers are working to reduce vehicle weight to reduce CO2 emissions and improve fuel efficiency. Designers are therefore seeking new technologies and design techniques that can...[Details]
D5026A is a driver IC designed by Shanghai Debei Electronics for energy-saving LED display screens. Its design concept is energy-saving and compatible with existing solutions, that is, it can be ...[Details]
With the widespread application of new services and technologies in the communications industry, the scale and capacity of operators' network construction are getting larger and larger, and the ris...[Details]
The invention of the steam engine ushered in the first conversion of internal energy and mechanical energy for mankind, and the birth of the internal combustion engine at the end of the 19th centur...[Details]
1 Introduction
With the rapid economic development, my country's electricity demand has been growing at a rate of more than 20% per year. According to the current economic development trend an...[Details]
When developing electronic products with processors, how to improve anti-interference ability and electromagnetic compatibility?
1. The following systems should pay special attention to anti-...[Details]
Analog electronics
京公网安备 11010802033920号
EEWORLD
