CS5532-ASR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> CS5532-ASR

CS5532-ASR: DescriptionAnalog to Digital Converters - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA; Categorysemiconductor Analog mixed-signal IC; File Size475KB，51 Pages; ManufacturerCirrus Logic; Websitehttp://www.cirrus.com

Download Datasheet Parametric Compare View All

CS5532-ASR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CS5532-ASR	-	-	View	Buy Now

CS5532-ASR Overview

Analog to Digital Converters - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA

CS5532-ASR Parametric

Parameter Name	Attribute value
Product Category	Analog to Digital Converters - ADC
Manufacturer	Cirrus Logic
RoHS	No
Mounting Style	SMD/SMT
Package / Case	SSOP-20
Resolution	24 bit
Number of Channels	2 Channel
Sampling Rate	3.84 kS/s
Input Type	Differential
Architecture	Sigma-Delta
Maximum Operating Temperature	+ 85 C
Minimum Operating Temperature	- 40 C
Packaging	Cut Tape
Packaging	Reel
Packaging	MouseReel
Number of Converters	1 Converter
Operating Supply Voltage	+/- 2.5 V to +/- 5 V
Pd - Power Dissipation	500 mW (1/2 W)
Product	Analog to Digital Converters
Factory Pack Quantity	1000
Unit Weight	0.016000 oz

Preview

Download Datasheet

View All

CS5532/34-BS

24-bit

∆Σ

ADCs

with

Ultra-low-noise PGIA

Features

Chopper-stabilized PGIA (Programmable

Gain Instrumentation Amplifier, 1x to 64x)

–

6 nV/√Hz @ 0.1 Hz (No 1/f noise) at 64x

–

1200 pA Input Current with Gains >1

General Description

The CS5532/34 are highly integrated

∆Σ

Analog-to-Digi-

tal Converters (ADCs) which use charge-balance

techniques to achieve 24-bit performance. The ADCs

are optimized for measuring low-level unipolar or bipolar

signals in weigh scale, process control, scientific, and

medical applications.

To accommodate these applications, the ADCs come as

either two-channel (CS5532) or four-channel (CS5534)

devices and include a very low-noise, chopper-stabilized

instrumentation amplifier (6 nV/√Hz @ 0.1 Hz) with se-

lectable gains of 1×, 2×, 4×, 8×, 16×, 32×, and 64×.

These ADCs also include a fourth-order

∆Σ

modulator

followed by a digital filter which provides twenty selectable

output word rates of 6.25, 7.5, 12.5, 15, 25, 30, 50, 60, 100,

120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, and

3840 Sps (MCLK = 4.9152 MHz).

To ease communication between the ADCs and a micro-

controller, the converters include a simple three-wire se-

rial interface which is SPI™ and Microwire™ compatible

with a Schmitt-trigger input on the serial clock (SCLK).

High dynamic range, programmable output rates, and

flexible power supply options makes these ADCs ideal

solutions for weigh scale and process control

applications.

ORDERING INFORMATION

See

page 47

Delta-sigma Analog-to-digital Converter

–

Linearity Error: 0.0007% FS

–

Noise-free Resolution: Up to 23 bits

Two- or Four-channel Differential MUX

Scalable Input Span via Calibration

–

±5 mV to differential ±2.5V

Scalable V

REF

Input: Up to Analog Supply

Simple Three-wire Serial Interface

–

SPI™ and Microwire™ Compatible

–

Schmitt Trigger on Serial Clock (SCLK)

R/W Calibration Registers Per Channel

Selectable Word Rates: 6.25 to 3,840 Sps

Selectable 50 or 60 Hz Rejection

Power Supply Configurations

–

VA+ = +5 V; VA- = 0 V; VD+ = +3 V to +5 V

–

VA+ = +2.5 V; VA- = -2.5 V; VD+ = +3 V to +5 V

–

VA+ = +3 V; VA- = -3 V; VD+ = +3 V

VA+

VREF+

VREF-

VD+

AIN1+

AIN1-

AIN2+

AIN2-

AIN3+

AIN3-

AIN4+

AIN4-

MUX

PGIA

1,2,4,8,16

32,64

DIFFERENTIAL

ORDER

∆Σ

MODULATOR

PROGRAMMABLE

SINC FIR FILTER

SERIAL

INTERFACE

SDI

SDO

SCLK

(CS5534

SHOWN)

CLOCK

GENERATOR

CALIBRATION

SRAM/CONTROL

LOGIC

LATCH

VA-

A0/GUARD

OSC1

OSC2

DGND

http://www.cirrus.com

Cirrus Logic, Inc. 2008

OCT ‘08

DS755F3

CS5532/34-BS

TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS ..........................................................4

ANALOG CHARACTERISTICS..........................................................................4

TYPICAL RMS NOISE (NV) ...............................................................................7

TYPICAL NOISE-FREE RESOLUTION(BITS) ...................................................7

5 V DIGITAL CHARACTERISTICS ....................................................................8

3 V DIGITAL CHARACTERISTICS ....................................................................8

DYNAMIC CHARACTERISTICS ........................................................................9

ABSOLUTE MAXIMUM RATINGS .....................................................................9

SWITCHING CHARACTERISTICS ..................................................................10

2. GENERAL DESCRIPTION .......................................................................................12

2.1. Analog Input ....................................................................................................12

2.1.1. Analog Input Span .................................................................................... 13

2.1.2. Multiplexed Settling Limitations ............................................................13

2.1.3. Voltage Noise Density Performance .....................................................13

2.1.4. No Offset DAC ......................................................................................14

2.2. Overview of ADC Register Structure and Operating Modes ............................14

2.2.1. System Initialization ..............................................................................15

2.2.2. Serial Port Interface ..............................................................................22

2.2.3. Reading/Writing On-Chip Registers ......................................................23

2.3. Configuration Register .....................................................................................23

2.3.1. Power Consumption .............................................................................23

2.3.2. System Reset Sequence ......................................................................23

2.3.3. Input Short ............................................................................................24

2.3.4. Guard Signal .........................................................................................24

2.3.5. Voltage Reference Select .....................................................................24

2.3.6. Output Latch Pins .................................................................................24

2.3.7. Offset and Gain Select ..........................................................................25

2.3.8. Filter Rate Select ..................................................................................25

2.4. Setting up the CSRs for a Measurement .........................................................27

2.5. Calibration ........................................................................................................30

2.5.1. Calibration Registers ............................................................................30

2.5.2. Performing Calibrations ........................................................................31

2.5.3. Self Calibration .....................................................................................31

2.5.4. System Calibration ................................................................................32

2.5.5. Calibration Tips .....................................................................................32

2.5.6. Limitations in Calibration Range ...........................................................33

2.6. Performing Conversions ..................................................................................33

2.6.1. Single Conversion Mode .......................................................................33

2.6.2. Continuous Conversion Mode ..............................................................34

2.6.3. Examples of Using CSRs to Perform Conversions and Calibrations ....35

2.7. Using Multiple ADCs Synchronously ...............................................................36

2.8. Conversion Output Coding ..............................................................................36

2.9. Digital Filter ......................................................................................................38

2.10. Clock Generator ...............................................................................................39

2.11. Power Supply Arrangements ...........................................................................39

2.12. Getting Started ................................................................................................43

2.13. PCB Layout .....................................................................................................43

3. PIN DESCRIPTIONS ...............................................................................................44

4. SPECIFICATION DEFINITIONS ...............................................................................46

5. ORDERING INFORMATION .....................................................................................47

6. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION ..............47

7. PACKAGE DRAWINGS ...........................................................................................48

DS755F3

CS5532/34-BS

LIST OF FIGURES

Figure 1. SDI Write Timing (Not to Scale)............................................................................... 11

Figure 2. SDO Read Timing (Not to Scale)............................................................................. 11

Figure 3. Multiplexer Configuration ......................................................................................... 12

Figure 4. Input models for AIN+ and AIN- pins ....................................................................... 13

Figure 5. Measured Voltage Noise Density............................................................................. 13

Figure 6. CS5532/34 Register Diagram .................................................................................. 14

Figure 7. Command and Data Word Timing ........................................................................... 22

Figure 8. Guard Signal Shielding Scheme .............................................................................. 24

Figure 9. Input Reference Model when VRS = 1 .................................................................... 25

Figure 10. Input Reference Model when VRS = 0 .................................................................. 25

Figure 11. Self Calibration of Offset ........................................................................................ 32

Figure 12. Self Calibration of Gain .......................................................................................... 32

Figure 13. System Calibration of Offset .................................................................................. 32

Figure 14. System Calibration of Gain .................................................................................... 32

Figure 15. Synchronizing Multiple ADCs................................................................................. 36

Figure 16. Digital Filter Response (WR = 60 Sps) .................................................................. 38

Figure 18. 120 Sps Filter Phase Plot to 120 Hz ...................................................................... 38

Figure 17. 120 Sps Filter Magnitude Plot to 120 Hz ............................................................... 38

Figure 19. Z-Transforms of Digital Filters................................................................................ 38

Figure 20. On-chip Oscillator Model........................................................................................ 39

Figure 21. CS5532 Configured with a Single +5 V Supply ..................................................... 40

Figure 22. CS5532 Configured with ±2.5 V Analog Supplies.................................................. 41

Figure 23. CS5532 Configured with ±3 V Analog Supplies..................................................... 41

Figure 24. CS5532 Configured for Thermocouple Measurement ........................................... 42

Figure 25. Bridge with Series Resistors .................................................................................. 42

LIST OF TABLES

Table 1. Conversion Timing – Single Mode ............................................................................ 34

Table 2. Conversion Timing – Continuous Mode .................................................................... 35

Table 3. Command Byte Pointer ............................................................................................. 35

Table 4. Output Coding for 24-bit CS5532 and CS5534......................................................... 37

DS755F3

CS5532-ASR Related Products

	CS5532-ASR	CS5533-ASR	CS5534-ASR	CS5534-BSR	CS5532-BSR	CS5532-BS
Description	Analog to Digital Converters - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 16 w/UltraLw Noise PGIA	Analog to Digital Converters - ADC 2-Ch 24-Bit ADCs w/ Ultra Low Noise PGIA
Product Category	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC
Manufacturer	Cirrus Logic	Cirrus Logic	Cirrus Logic	Cirrus Logic	Cirrus Logic	Cirrus Logic
RoHS	No	No	No	No	No	No
Mounting Style	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT
Package / Case	SSOP-20	SSOP-20	SSOP-20	SSOP-24	SSOP-20	SSOP-20
Resolution	24 bit	16 bit	24 bit	24 bit	24 bit	24 bit
Number of Channels	2 Channel	4 Channel	4 Channel	4 Channel	2 Channel	2 Channel
Sampling Rate	3.84 kS/s	3.84 kS/s	3.84 kS/s	3.84 kS/s	3.84 kS/s	3.84 kS/s
Input Type	Differential	Differential	Differential	Differential	Differential	Differential
Architecture	Sigma-Delta	Sigma-Delta	Sigma-Delta	Sigma-Delta	Sigma-Delta	Sigma-Delta
Maximum Operating Temperature	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C
Minimum Operating Temperature	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C
Number of Converters	1 Converter	1 Converter	1 Converter	1 Converter	1 Converter	1 Converter
Operating Supply Voltage	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V
Pd - Power Dissipation	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)
Product	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters
Factory Pack Quantity	1000	1000	1000	1000	1000	66
Unit Weight	0.016000 oz	0.016000 oz	0.016000 oz	0.059966 oz	0.016000 oz	0.016000 oz
Packaging	MouseReel	MouseReel	MouseReel	MouseReel	Reel	-

Recommended Resources

LM358 breathing light circuit diagram

Automatic air volume controller circuit

Satellite TV receiver audio circuit

TTL integrated crystal oscillator and frequency divider

Simple zero-crossing power regulator circuit

IGD508E/IGD515E application circuit

External interrupt strange phenomenon: The microcontroller uses external interrupt 0, and a strange phenomenon is found. I don't know what causes it. When the program is executed, if no key is pressed (no interrupt is triggered), the progr...; wangkun2046 Embedded System

The relationship between WSN, ZigBee and 6Lowpan: I need help, what is the relationship between WSN and ZigBee and 6Lowpan? Does WSN include ZigBee and 6Lowpan technologies?...; lclhitwh RF/Wirelessly

Questions about scatter loading (I think you know more about this): Like this. After reading the LINK GUIDE, I still have some questions about scattered loading. For example, a scf is as follows LREGION_test 0x0 { EREGION_1 0x0 0x1000 { boot.o(INIT,First) test1.o(+R0)...; dqlm016 Embedded System

Use of BBB cape and device tree: As long as you want to use BBB to do anything involving hardware, you will inevitably need to use the knowledge of caps and device trees. So even though they look strange and a bit complicated, you st...; wytalfred DSP and ARM Processors

Atmel SAM D21 development board trial experience + analog sampling test: [i=s] This post was last edited by iwqtthf on 2014-11-2 20:12 [/i] I have been busy with many projects recently. I finally tested SAM D21 Xplained Pro on weekends. A few summary of my experience with ...; iwqtthf MCU

How to use potentiometer well?: [align=left][color=#000]When used as a voltage divider, the absolute resistance of the potentiometer does not affect the output voltage. The output voltage is proportional to the input voltage. Common...; maylove Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components