CS5532-BSR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> CS5532-BSR

CS5532-BSR: DescriptionAnalog to Digital Converters - ADC IC 16 w/UltraLw Noise PGIA; Categorysemiconductor Analog mixed-signal IC; File Size475KB，51 Pages; ManufacturerCirrus Logic; Websitehttp://www.cirrus.com

Download Datasheet Parametric Compare View All

CS5532-BSR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CS5532-BSR	-	-	View	Buy Now

CS5532-BSR Overview

Analog to Digital Converters - ADC IC 16 w/UltraLw Noise PGIA

CS5532-BSR Parametric

Parameter Name	Attribute value
Product Category	Analog to Digital Converters - ADC
Manufacturer	Cirrus Logic
RoHS	No
Mounting Style	SMD/SMT
Package / Case	SSOP-20
Resolution	24 bit
Number of Channels	2 Channel
Sampling Rate	3.84 kS/s
Input Type	Differential
Architecture	Sigma-Delta
Maximum Operating Temperature	+ 85 C
Minimum Operating Temperature	- 40 C
Packaging	Cut Tape
Packaging	Reel
Number of Converters	1 Converter
Operating Supply Voltage	+/- 2.5 V to +/- 5 V
Pd - Power Dissipation	500 mW (1/2 W)
Product	Analog to Digital Converters
Factory Pack Quantity	1000
Unit Weight	0.016000 oz

Preview

Download Datasheet

View All

CS5532/34-BS

24-bit

∆Σ

ADCs

with

Ultra-low-noise PGIA

Features

Chopper-stabilized PGIA (Programmable

Gain Instrumentation Amplifier, 1x to 64x)

–

6 nV/√Hz @ 0.1 Hz (No 1/f noise) at 64x

–

1200 pA Input Current with Gains >1

General Description

The CS5532/34 are highly integrated

∆Σ

Analog-to-Digi-

tal Converters (ADCs) which use charge-balance

techniques to achieve 24-bit performance. The ADCs

are optimized for measuring low-level unipolar or bipolar

signals in weigh scale, process control, scientific, and

medical applications.

To accommodate these applications, the ADCs come as

either two-channel (CS5532) or four-channel (CS5534)

devices and include a very low-noise, chopper-stabilized

instrumentation amplifier (6 nV/√Hz @ 0.1 Hz) with se-

lectable gains of 1×, 2×, 4×, 8×, 16×, 32×, and 64×.

These ADCs also include a fourth-order

∆Σ

modulator

followed by a digital filter which provides twenty selectable

output word rates of 6.25, 7.5, 12.5, 15, 25, 30, 50, 60, 100,

120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, and

3840 Sps (MCLK = 4.9152 MHz).

To ease communication between the ADCs and a micro-

controller, the converters include a simple three-wire se-

rial interface which is SPI™ and Microwire™ compatible

with a Schmitt-trigger input on the serial clock (SCLK).

High dynamic range, programmable output rates, and

flexible power supply options makes these ADCs ideal

solutions for weigh scale and process control

applications.

ORDERING INFORMATION

See

page 47

Delta-sigma Analog-to-digital Converter

–

Linearity Error: 0.0007% FS

–

Noise-free Resolution: Up to 23 bits

Two- or Four-channel Differential MUX

Scalable Input Span via Calibration

–

±5 mV to differential ±2.5V

Scalable V

REF

Input: Up to Analog Supply

Simple Three-wire Serial Interface

–

SPI™ and Microwire™ Compatible

–

Schmitt Trigger on Serial Clock (SCLK)

R/W Calibration Registers Per Channel

Selectable Word Rates: 6.25 to 3,840 Sps

Selectable 50 or 60 Hz Rejection

Power Supply Configurations

–

VA+ = +5 V; VA- = 0 V; VD+ = +3 V to +5 V

–

VA+ = +2.5 V; VA- = -2.5 V; VD+ = +3 V to +5 V

–

VA+ = +3 V; VA- = -3 V; VD+ = +3 V

VA+

VREF+

VREF-

VD+

AIN1+

AIN1-

AIN2+

AIN2-

AIN3+

AIN3-

AIN4+

AIN4-

MUX

PGIA

1,2,4,8,16

32,64

DIFFERENTIAL

ORDER

∆Σ

MODULATOR

PROGRAMMABLE

SINC FIR FILTER

SERIAL

INTERFACE

SDI

SDO

SCLK

(CS5534

SHOWN)

CLOCK

GENERATOR

CALIBRATION

SRAM/CONTROL

LOGIC

LATCH

VA-

A0/GUARD

OSC1

OSC2

DGND

http://www.cirrus.com

Cirrus Logic, Inc. 2008

OCT ‘08

DS755F3

CS5532/34-BS

TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS ..........................................................4

ANALOG CHARACTERISTICS..........................................................................4

TYPICAL RMS NOISE (NV) ...............................................................................7

TYPICAL NOISE-FREE RESOLUTION(BITS) ...................................................7

5 V DIGITAL CHARACTERISTICS ....................................................................8

3 V DIGITAL CHARACTERISTICS ....................................................................8

DYNAMIC CHARACTERISTICS ........................................................................9

ABSOLUTE MAXIMUM RATINGS .....................................................................9

SWITCHING CHARACTERISTICS ..................................................................10

2. GENERAL DESCRIPTION .......................................................................................12

2.1. Analog Input ....................................................................................................12

2.1.1. Analog Input Span .................................................................................... 13

2.1.2. Multiplexed Settling Limitations ............................................................13

2.1.3. Voltage Noise Density Performance .....................................................13

2.1.4. No Offset DAC ......................................................................................14

2.2. Overview of ADC Register Structure and Operating Modes ............................14

2.2.1. System Initialization ..............................................................................15

2.2.2. Serial Port Interface ..............................................................................22

2.2.3. Reading/Writing On-Chip Registers ......................................................23

2.3. Configuration Register .....................................................................................23

2.3.1. Power Consumption .............................................................................23

2.3.2. System Reset Sequence ......................................................................23

2.3.3. Input Short ............................................................................................24

2.3.4. Guard Signal .........................................................................................24

2.3.5. Voltage Reference Select .....................................................................24

2.3.6. Output Latch Pins .................................................................................24

2.3.7. Offset and Gain Select ..........................................................................25

2.3.8. Filter Rate Select ..................................................................................25

2.4. Setting up the CSRs for a Measurement .........................................................27

2.5. Calibration ........................................................................................................30

2.5.1. Calibration Registers ............................................................................30

2.5.2. Performing Calibrations ........................................................................31

2.5.3. Self Calibration .....................................................................................31

2.5.4. System Calibration ................................................................................32

2.5.5. Calibration Tips .....................................................................................32

2.5.6. Limitations in Calibration Range ...........................................................33

2.6. Performing Conversions ..................................................................................33

2.6.1. Single Conversion Mode .......................................................................33

2.6.2. Continuous Conversion Mode ..............................................................34

2.6.3. Examples of Using CSRs to Perform Conversions and Calibrations ....35

2.7. Using Multiple ADCs Synchronously ...............................................................36

2.8. Conversion Output Coding ..............................................................................36

2.9. Digital Filter ......................................................................................................38

2.10. Clock Generator ...............................................................................................39

2.11. Power Supply Arrangements ...........................................................................39

2.12. Getting Started ................................................................................................43

2.13. PCB Layout .....................................................................................................43

3. PIN DESCRIPTIONS ...............................................................................................44

4. SPECIFICATION DEFINITIONS ...............................................................................46

5. ORDERING INFORMATION .....................................................................................47

6. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION ..............47

7. PACKAGE DRAWINGS ...........................................................................................48

DS755F3

CS5532/34-BS

LIST OF FIGURES

Figure 1. SDI Write Timing (Not to Scale)............................................................................... 11

Figure 2. SDO Read Timing (Not to Scale)............................................................................. 11

Figure 3. Multiplexer Configuration ......................................................................................... 12

Figure 4. Input models for AIN+ and AIN- pins ....................................................................... 13

Figure 5. Measured Voltage Noise Density............................................................................. 13

Figure 6. CS5532/34 Register Diagram .................................................................................. 14

Figure 7. Command and Data Word Timing ........................................................................... 22

Figure 8. Guard Signal Shielding Scheme .............................................................................. 24

Figure 9. Input Reference Model when VRS = 1 .................................................................... 25

Figure 10. Input Reference Model when VRS = 0 .................................................................. 25

Figure 11. Self Calibration of Offset ........................................................................................ 32

Figure 12. Self Calibration of Gain .......................................................................................... 32

Figure 13. System Calibration of Offset .................................................................................. 32

Figure 14. System Calibration of Gain .................................................................................... 32

Figure 15. Synchronizing Multiple ADCs................................................................................. 36

Figure 16. Digital Filter Response (WR = 60 Sps) .................................................................. 38

Figure 18. 120 Sps Filter Phase Plot to 120 Hz ...................................................................... 38

Figure 17. 120 Sps Filter Magnitude Plot to 120 Hz ............................................................... 38

Figure 19. Z-Transforms of Digital Filters................................................................................ 38

Figure 20. On-chip Oscillator Model........................................................................................ 39

Figure 21. CS5532 Configured with a Single +5 V Supply ..................................................... 40

Figure 22. CS5532 Configured with ±2.5 V Analog Supplies.................................................. 41

Figure 23. CS5532 Configured with ±3 V Analog Supplies..................................................... 41

Figure 24. CS5532 Configured for Thermocouple Measurement ........................................... 42

Figure 25. Bridge with Series Resistors .................................................................................. 42

LIST OF TABLES

Table 1. Conversion Timing – Single Mode ............................................................................ 34

Table 2. Conversion Timing – Continuous Mode .................................................................... 35

Table 3. Command Byte Pointer ............................................................................................. 35

Table 4. Output Coding for 24-bit CS5532 and CS5534......................................................... 37

DS755F3

CS5532-BSR Related Products

	CS5532-BSR	CS5532-ASR	CS5533-ASR	CS5534-ASR	CS5534-BSR	CS5532-BS
Description	Analog to Digital Converters - ADC IC 16 w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC IC 24-Bit ADCs w/UltraLw Noise PGIA	Analog to Digital Converters - ADC 2-Ch 24-Bit ADCs w/ Ultra Low Noise PGIA
Product Category	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC	Analog to Digital Converters - ADC
Manufacturer	Cirrus Logic	Cirrus Logic	Cirrus Logic	Cirrus Logic	Cirrus Logic	Cirrus Logic
RoHS	No	No	No	No	No	No
Mounting Style	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT
Package / Case	SSOP-20	SSOP-20	SSOP-20	SSOP-20	SSOP-24	SSOP-20
Resolution	24 bit	24 bit	16 bit	24 bit	24 bit	24 bit
Number of Channels	2 Channel	2 Channel	4 Channel	4 Channel	4 Channel	2 Channel
Sampling Rate	3.84 kS/s	3.84 kS/s	3.84 kS/s	3.84 kS/s	3.84 kS/s	3.84 kS/s
Input Type	Differential	Differential	Differential	Differential	Differential	Differential
Architecture	Sigma-Delta	Sigma-Delta	Sigma-Delta	Sigma-Delta	Sigma-Delta	Sigma-Delta
Maximum Operating Temperature	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C
Minimum Operating Temperature	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C
Number of Converters	1 Converter	1 Converter	1 Converter	1 Converter	1 Converter	1 Converter
Operating Supply Voltage	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V	+/- 2.5 V to +/- 5 V
Pd - Power Dissipation	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)	500 mW (1/2 W)
Product	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters	Analog to Digital Converters
Factory Pack Quantity	1000	1000	1000	1000	1000	66
Unit Weight	0.016000 oz	0.016000 oz	0.016000 oz	0.016000 oz	0.059966 oz	0.016000 oz
Packaging	Reel	MouseReel	MouseReel	MouseReel	MouseReel	-

Recommended Resources

Structure and working principle diagram of various protection circuitsg

Yonghua brand APB series louvered type, ASB series louvered type, APK series open ventilation fan circuit diagram

W723 7-36V regulated power supply

Home game console time controller

ML-03YD three-in-one voice circuit

Computer motherboard circuit diagram 815 5_10

Ask the big guy, about the problem of DS1302: I have been making instruments recently. I have made several DS1302s with existing chips. They all worked properly. Then I didn't have enough new DS1302s, so I bought a domestic DS1302 from a gold med...; 一杆大大大烟枪 51mcu

Why is DS heavily doped in the MOS tube structure?: I watched Razavi's video and he said that the purpose of heavy doping is to make good contact with silicon and avoid diode and rectifying junction. Is this diode BS BD? And what is the reason for good...; lx331lx Analog electronics

Application Programs of M3 Modules: [i=s]This post was last edited by paulhyde on 2014-9-15 09:13[/i] Use the various module programs of LM3S811. Use Keil uVision4 to open....; 非雪之悠 Electronics Design Contest

The free evaluation Perf-V development board has been successfully ported and run on the Wujian100 platform: Click here to apply for a free Perf-V development boardPingtou Ge Wujian100 was successfully deployed on Perf-V.Recently, Pengfeng Technology completed the deployment of Pingtou Ge wujian100 soft core...; EEWORLD社区 FPGA/CPLD

Please share how to solve the real-time problem of wince. If you see any, please come in!: [b] The company where I am interning now makes CNC products, which have very high requirements for real-time performance. I have just implemented the EP9315+wince5.0 solution to use internal clock int...; lws Embedded System

[Goodbye 2021, Hello 2022] Keep a low profile, face reality, and keep moving forward for your dreams: 2021, the Year of the Zodiac It is said that people have a hard time in their birth year. Looking back in my memory, it seems to be true. 2021 feels a bit tiring In terms of life, the child is growing...; se7ens Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components