EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-818-14-2500R

Description
Board Stacking Connector, 14 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,
CategoryThe connector    The connector   
File Size118KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54122-818-14-2500R Overview

Board Stacking Connector, 14 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,

54122-818-14-2500R Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Other featuresUNSHROUDED
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL
Contact completed and terminatedTIN LEAD (150) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number54122
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts14
UL Flammability Code94V-0
PDM: Rev:H
STATUS:
Released
Printed: Jun 04, 2008
.
MicroBit - Not a Development Tool for Programmers
[i=s]This post was last edited by fyaocn on 2016-11-2 11:36[/i] 1. If our programming experience is useful, then it is basically useless on MicroBIt, because if you can read simple English words, you ...
fyaocn RF/Wirelessly
Seeking information
I'm looking for detailed information about the ISPPgm30a programmer, because I need to use this thing now, but I don't know much about it....
15075018luerdu MCU
Transfer Altera DE2 development board, brand new
I have an Altera DE2 development board for sale, almost new. If you need it, please contact [email]semigoodluck@126.com[/email]. I am in Beijing, and my friends in Beijing can use it as an interview b...
liukekelongman FPGA/CPLD
(Repost) Learn FPGA from scratch
[color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)]For a long time, many newbies who have just joined the group have been repeatedly asking some very simple but confusing questions. As an administra...
瓷娃娃 FPGA/CPLD
How to set up Max Plus to simulate without delay
How to set up Max Plus for functional simulation? After programming, the simulation waveform has a delay. How to set it so that there is no delay? I have been looking for a long time but I can't find ...
nb533 FPGA/CPLD
Low Power FPGA Design Technology
I. Introduction As system power budgets continue to shrink, new low-power components are urgently needed. For communication infrastructure, circuit board cooling, chassis miniaturization, and system r...
settleinsh FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2603  2227  2084  2418  2239  53  45  42  49  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号