RVC Series
Medium Voltage Thick Film Chip Resistors
Features:
•
•
•
•
Voltage ratings 2x or more compared to standard
chip resistors
Values up to 51M
Proportionally higher pulse power capability
RoHS compliant / lead-free
Stackpole Electronics, Inc.
Resistive Product Solutions
Electrical Specifications
Type / Code
RVC 0603
RVC 0805
RVC 1206
RVC 2010
Power Rating (Watts) @
70ºC
0.100W
0.125W
0.250W
0.500W
Limiting Element
Voltage
200V
400V
500V
500V
Resistance Temperature
Coefficient
± 200 ppm/ºC
± 100 ppm/ºC
± 200 ppm/ºC
± 100 ppm/ºC
± 200 ppm/ºC
± 100 ppm/ºC
± 200 ppm/ºC
± 100 ppm/ºC
± 500 ppm/ºc ~ ± 200 ppm/ºC
± 200 ppm/ºC
± 100 ppm/ºC
Ohmic Range (Ω) and Tolerance
1%
47 - 464
470 - 10M
47 - 97.6
100 - 10M
47 - 97.6
100 - 10M
47 - 464
470 - 20M
47 - 97.6
100 - 549
560 - 20M
5%, 10%
47 - 464
470 - 10M
47 - 97.6
100 - 51M
47 - 97.6
100 - 51M
47 - 464
470 - 51M
47 - 97.6
100 - 549
560 - 51M
RVC 2512
1.500W
800V
Power Derating Curve
100
Percent Rated Power (%)
75
50
25
0
30
60
90
120
150
180
Ambient Temperature (ºC)
How to Order
SEI Type
Code
Nominal
Resistance
Tolerance
Packaging
RVC
Type
RVC
0805
Code
0603
0805
1206
2010
2512
10M
1%
5%
10%
5%
Tolerance
Values
E24, E96
E24
R
SEI Types
0603, 0805, 1206
2010, 2512
Description
Medium Voltage
Wattage
0.100W
0.125W
0.250W
0.500W
1.500W
Pkg Qty
5,000
4,000
Description
Paper Tape
Embossed Tape
Code
R
Rev Date: 09/30/2009
This specification may be changed at any time without prior notice
Please confirm technical specifications before you order and/or use.
13
www.seielect.com
marketing@seielect.com
RVC Series
Medium Voltage Thick Film Chip Resistors
Stackpole Electronics, Inc.
Resistive Product Solutions
Mechanical Specifications
Type / Code
RVC 0603
RVC 0805
RVC 1206
RVC 2010
RVC 2512
L
Body Length
0.063 ± 0.004
1.60 ± 0.10
0.079 ± 0.004
2.00 ± 0.10
0.126 ± 0.006
3.20 ± 0.15
0.197 ± 0.006
5.00 ± 0.15
0.248 ± 0.006
6.30 ± 0.15
W
Body Width
0.031 + 0.006/ -0.002
0.80 + 0.15/ -0.05
0.049 ± 0.004
1.25 ± 0.10
0.063 ± 0.006
1.60 ± 0.15
0.098 ± 0.006
2.50 ± 0.15
0.126 ± 0.006
3.20 ± 0.15
H
Body Height
0.018 ± 0.004
0.45 ± 0.10
0.021 ± 0.004
0.55 ± 0.10
0.021 ± 0.004
0.55 ± 0.10
0.021 ± 0.006
0.55 ± 0.15
0.021 ± 0.006
0.55 ± 0.15
a
Top Termination
0.012 ± 0.004
0.30 ± 0.10
0.016 ± 0.008
0.40 ± 0.20
0.020 ± 0.010
0.50 ± 0.25
0.024 ± 0.008
0.60 ± 0.20
0.024 ± 0.008
0.60 ± 0.20
b
Bottom Termination
0.012 ± 0.004
0.30 ± 0.10
0.016 ± 0.008
0.40 ± 0.20
0.020 ± 0.010
0.50 ± 0.25
0.024 ± 0.008
0.60 ± 0.20
0.024 ± 0.008
0.60 ± 0.20
Units
inches
mm
inches
mm
inches
mm
inches
mm
inches
mm
Performance Characteristics
Test
Voltage Proof
Variation of Resistance with
Temperature
Overload
Solderability
Resistance to Soldering Heat
Rapid Change of Temperature
Climatic Sequence
Damp Test, Steady State
Endurance @ 70ºC
Endurance at the Upper Category
Temperature
Adhesion
Bend of Strength of the Face
Plating
Operating Temperature Range:
Test Conditions (JIS C 5201-1 : 1998)
Clause 4.7 500Va.c., 60s: RVC 0805, RVC 1206, RVC 2010, RVC 2512
100Va.c.,60s: RVC 0603
Clause 4.8 Measuring temperature: +20ºC/ -55ºC/ +20ºC/ +125ºC/ +20ºC
Test Results
No breakdown or flashover
R
≥
1G Ohm
See ratings table
∆R
≤
± 1% +0.05Ω
Clause 4.13 The applied voltage shall be 2.5 times of the rated voltage or twice of
the limiting element voltage, whichever is the less severe, 2s.
No visible damage, legible markings
Clause 4.17 235ºC, 2s.
Clause 4.18 After immersion into the flux, the immersion into solder shall be
carried out in solder bath at 260º for 5s.
Clause 4.19 5 Cycles between -55ºC and +125ºC
Clause 4.23 Dry/Damp heat (12+12h cycle), first cycle/
Cold/Damp heat (12+12h cycle), remaining cycle / D.C. Load
Clause 4.24 40ºC, 95% R.H., 56 days, test a) and b) of Clause 4.24.2.1
Clause 4.25.1 Rated voltage, 1.5h "ON", 0.5h "OFF", 70ºC, 1,000h
Clause 4.25.3 125ºC, no load, 1,000h
Clause 4.32 5N, 10s
Clause 4.33 Amount of bend: 3mm RVC 0603, RVC 0805, RVC 1206
Amount of bend: 1mm RVC 2010, RVC 2512
-55ºC to +125ºC
In accordance with Clause 4.17.4.5
∆R ≤
± 1% +0.05Ω
∆R ≤
± 1% +0.05Ω
No visible damage
∆R ≤
± 5% +0.1Ω
No visible damage
∆R
≤
± 5% +0.1Ω
No visible damage, legible markings
∆R
≤
± 5% +0.1Ω
No visible damage
∆R
≤
± 5% +0.1Ω
No visible damage
No visible damage
∆R ≤
± 1% +0.05Ω
Rev Date: 09/30/2009
This specification may be changed at any time without prior notice
Please confirm technical specifications before you order and/or use.
14
www.seielect.com
marketing@seielect.com
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
