EEWORLDEEWORLDEEWORLD

Part Number

Search

HCS86HMSR

Description
HC/UH SERIES, QUAD 2-INPUT XOR GATE, UUC14
Categorysemiconductor    logic   
File Size172KB,8 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Compare View All

HCS86HMSR Overview

HC/UH SERIES, QUAD 2-INPUT XOR GATE, UUC14

HCS86MS
September 1995
Radiation Hardened
Quad 2-Input Exclusive OR Gate
Pinouts
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-183S CDIP2-T14, LEAD FINISH C
TOP VIEW
A1 1
B1 2
Y1 3
A2 4
B2 5
Y2 6
GND 7
14 VCC
13 B4
12 A4
11 Y4
10 B3
9 A3
8 Y3
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x
10
12
RAD
(Si)/s
• Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
o
C to +125
o
C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
- VIL = 30% of VCC Max
- VIH = 70% of VCC Min
• Input Current Levels Ii
5µA at VOL, VOH
14 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-183S CDFP3-F14, LEAD FINISH C
TOP VIEW
A1
B1
Y1
A2
B2
Y2
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
B4
A4
Y4
B3
A3
Y3
Description
The Intersil HCS86MS is a Radiation Hardened Quad 2-Input
Exclusive OR Gate. A high on any one input exclusively will
change the output to a High state.
The HCS86MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family with
either TTL or CMOS input compatibility.
The HCS86MS is supplied in a 14 lead Weld Seal Ceramic
flatpack (K suffix) or a Weld Seal Ceramic Dual-In-Line Package
(D suffix).
Functional Diagram
(1, 4, 9, 12)
An
Bn
(2, 5, 10, 13)
(3, 6, 8, 11)
Yn
Ordering Information
PART
NUMBER
HCS86DMSR
HCS86KMSR
HCS86D/
Sample
HCS86K/
Sample
HCS86HMSR
TEMPERATURE
RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING
LEVEL
Intersil Class
S Equivalent
Intersil Class
S Equivalent
Sample
Sample
Die
PACKAGE
14 Lead SBDIP
14 Lead Ceramic
Flatpack
14 Lead SBDIP
14 Lead Ceramic
Flatpack
Die
TRUTH TABLE
INPUTS
An
L
L
H
H
Bn
L
H
L
H
OUTPUTS
Yn
L
H
H
L
NOTE: L = Logic Level Low, H = Logic level High
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Spec Number
File Number
93
518773
3058.1

HCS86HMSR Related Products

HCS86HMSR HCS86D HCS86KMSR HCS86K HCS86MS
Description HC/UH SERIES, QUAD 2-INPUT XOR GATE, UUC14 HC/UH SERIES, QUAD 2-INPUT XOR GATE, CDIP14 HC/UH SERIES, QUAD 2-INPUT XOR GATE, CDFP14 HC/UH SERIES, QUAD 2-INPUT XOR GATE, CDIP14 HC/UH SERIES, QUAD 2-INPUT XOR GATE, CDIP14
About DC voltage isolation sampling
Now we need to isolate and sample the 0-25V DC voltage with an accuracy requirement of 1%. Due to the price of the Hall voltage sensor It’s quite high, I hope to change to other isolation sampling met...
lei619lei Analog electronics
[Raspberry Pi Pico Review] CoreMark program porting, test running points
CoreMark is needless to say, you can search it on Baidu. In short, it is just like AnTuTu, the higher the score, the higher the performance of the microcontroller. Using the C/C++ development environm...
dql2016 Creative Market
Several power supply interview questions (from my own test)
Reprinted from: http://forum.powersystems.eet-cn.com/BLOG_ARTICLE_6743.HTM?click_from=8800073982,9523571682,2011-03-04,PSCOL,FORUM_ALERTclick_from==etsd 1. Generally speaking, compared with a linear p...
安_然 Analog electronics
What cool AR technologies are around you? Where else do you think AR technology can be used?
[p=28, null, left]This year, Northwestern Polytechnical University issued the first AR college entrance examination admission notice in the country to its freshmen, which not only made AR technology p...
eric_wang Talking
[TI mmWave Radar Evaluation]_4_AWR1843BOOST Corridor Ranging Test
Series of posts: 1. AWR1843BOOST unboxing 2. Use of AWR1843BOOST 3. AWR1843BOOST corridor ranging value test environmentThe previous article has analyzed the test environment. This time, we use an iro...
lbbook TI Technology Forum
Development of PCIE DMA module based on Xilinx7 series
[size=4][font=Verdana, Helvetica, Arial, sans-serif] Recently, due to project needs, I developed PCIE based on XC7K325T-FFG900-2 development board. I have some questions to ask, and I hope friends who...
neufeifatonju FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1817  1604  2233  1281  2490  37  33  45  26  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号