MCM69Q618TQ8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> MCM69Q618TQ8

MCM69Q618TQ8: Description64K x 18 Bit Synchronous Separate I/O SRAM; Categorystorage storage; File Size121KB，12 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MCM69Q618TQ8 Overview

64K x 18 Bit Synchronous Separate I/O SRAM

MCM69Q618TQ8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Motorola ( NXP )
package instruction	TQFP-100
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Maximum access time	8 ns
Other features	SELF TIMED WRITE
I/O type	SEPARATE
JESD-30 code	R-PQFP-G100
JESD-609 code	e0
length	20 mm
memory density	1179648 bit
Memory IC Type	STANDARD SRAM
memory width	18
Number of functions	1
Number of ports	1
Number of terminals	100
word count	65536 words
character code	64000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64KX18
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Minimum standby current	3.14 V
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	MOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Order this document

by MCM69Q618/D

Advance Information

MCM69Q618

64K x 18 Bit Synchronous

Separate I/O Fast SRAM

The Motorola MCM69Q618 is a 1 Megabit static random access memory, organized

as 64K words of 18 bits. It features separate data input and data output buffers and

incorporates input and output registers on board with high speed SRAM.

The MCM69Q618 allows the user to perform transparent write and data pass

through. Two data bus ports are provided – a data input (D) and a data output (Q) port.

The synchronous design allows for precise cycle control with the use of an external

single clock (K). Address port, data input (D0 – D17), data output (Q0 – Q17), write en-

able (W), chip enables (E1, E2), and pass–through enable (PT) are registered on the

rising edge of clock (K).

Any given cycle operates on only one address. However, for any cycle, reads and

writes can be intermixed. Thus, one can perform a read, a write, or a combination read/

write during any one cycle. For a combination read/write, the contents of the array are

read before the new data is written.

By using the pass–through function, the output port Q can be made to reflect either

the contents of the array or the data presented to the input port D. For read/write or a

read cycle with G low, the Q port will output the contents of the array. However, if PT

is asserted, the Q port will instead output the data presented at the D input port.

•

Single 3.3 V

5% Power Supply

Fast Access Times: 6/8/10 ns Max

Sustained Throughput of 1.49 Gigabits/Second

Single Clock Operation

Address, Data Input, E1, E2, PT, W, and Data Output Registers on Chip

83 MHz Maximum Clock Cycle Time

Self Timed Write

Separate Data Input and Data Output Pins

Pass–Through Feature

Asynchronous Output Enable (G)

LVTTL Compatible I/O

No Dead Cycles Required for Reads after Writes or for Writes after Reads

100 Pin TQFP Package

Simultaneous Reads and Writes

— Routers

— Shared Memory

TQ PACKAGE

100 PIN TQFP

CASE 983A–01

Suggested Applications

— ATM

— Ethernet Switches

— Cell/Frame Buffers — SNA Switches

Product Family Configurations

Part

Number

Dual

Address

MCM69D536

MCM69D618

MCM69Q536

MCM69Q618

MCM67Q709

MCM67Q909

Single

Address

Dual

I/O

Note 1

Separate

I/O

Note 2

NOTES:

1. Tie AX and AY address ports together for the part to function as a single address part.

2. Tie GX high for DQX to be inputs and tie WY high and GY low for DQY to be outputs.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 5

11/24/97

Motorola, Inc. 1997

MOTOROLA FAST SRAM

MCM69Q618

MCM69Q618TQ8 Related Products

	MCM69Q618TQ8	MCM69Q618TQ8R	MCM69Q618TQ6R	MCM69Q618TQ10R	MCM69Q618TQ6	MCM69Q618	MCM69Q618TQ10
Description	64K x 18 Bit Synchronous Separate I/O SRAM	64K x 18 Bit Synchronous Separate I/O SRAM	64K x 18 Bit Synchronous Separate I/O SRAM	64K x 18 Bit Synchronous Separate I/O SRAM	64K x 18 Bit Synchronous Separate I/O SRAM	64K x 18 Bit Synchronous Separate I/O SRAM	64K x 18 Bit Synchronous Separate I/O SRAM
Maker	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	-	Motorola ( NXP )
package instruction	TQFP-100	LQFP,	LQFP,	LQFP,	LQFP, QFP100,.63X.87	-	LQFP, QFP100,.63X.87
Reach Compliance Code	unknown	unknow	unknown	unknow	unknown	-	unknow
ECCN code	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A	-	3A991.B.2.A
Maximum access time	8 ns	8 ns	6 ns	10 ns	6 ns	-	10 ns
Other features	SELF TIMED WRITE	SELF TIMED WRITE	SELF TIMED WRITE	SELF TIMED WRITE	SELF TIMED WRITE	-	SELF TIMED WRITE
JESD-30 code	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	-	R-PQFP-G100
length	20 mm	20 mm	20 mm	20 mm	20 mm	-	20 mm
memory density	1179648 bit	1179648 bi	1179648 bit	1179648 bi	1179648 bit	-	1179648 bi
Memory IC Type	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	-	STANDARD SRAM
memory width	18	18	18	18	18	-	18
Number of functions	1	1	1	1	1	-	1
Number of ports	1	1	1	1	1	-	1
Number of terminals	100	100	100	100	100	-	100
word count	65536 words	65536 words	65536 words	65536 words	65536 words	-	65536 words
character code	64000	64000	64000	64000	64000	-	64000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	-	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	-	70 °C
organize	64KX18	64KX18	64KX18	64KX18	64KX18	-	64KX18
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	-	3-STATE
Exportable	YES	YES	YES	YES	YES	-	YES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	LQFP	LQFP	LQFP	LQFP	LQFP	-	LQFP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR
Package form	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	-	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	-	PARALLEL
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified
Maximum seat height	1.6 mm	1.6 mm	1.6 mm	1.6 mm	1.6 mm	-	1.6 mm
Maximum supply voltage (Vsup)	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	-	3.465 V
Minimum supply voltage (Vsup)	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	-	3.135 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-	3.3 V
surface mount	YES	YES	YES	YES	YES	-	YES
technology	MOS	MOS	MOS	MOS	MOS	-	MOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	-	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	-	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	-	0.65 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	-	QUAD
width	14 mm	14 mm	14 mm	14 mm	14 mm	-	14 mm
Parts packaging code	-	QFP	QFP	QFP	QFP	-	QFP
Contacts	-	100	100	100	100	-	100

Recommended Resources

Precise high current drive circuit

SK-12P holiday lights ASIC

Electromechanical Controlled DC Amplifier Circuit

Gongtai GT-JDG1 through-core protection circuit

uPC1241H power amplifier circuit

2～1OV precision regulated power supply circuit

About Entrepreneurship: I know MCU design (software and hardware) and want to start a business. What industry should I choose? Or do you have any good ideas? Thank you....; vam 51mcu

What is the relationship between STM32 and ARM?: What is the relationship between STM32 and ARM?...; shanjian13 stm32/stm8

Fujitsu FRAM experience submission - ATMEGA32A operation MB85RS64: [i=s] This post was last edited by digitaltek on 2013-12-29 11:24[/i] [b]↓[/b]The original SPI communication FLASH board used was 95256[b]↓[/b]Replaced with the sample MB85RS64 applied for, WP and HOL...; digitaltek Integrated technical exchanges

What is the reason why 1602 is not displayed?: I am a novice learning microcontrollers. I wrote a 1602 program but it didn't work, so I borrowed a program written by someone else (that person's program can be used), but it didn't work when I loade...; liren198 Embedded System

HDI blind hole design, did you notice this detail?: Author: Wang Huidong, member of Mr. Expressway of Yibo Technology Rao Xiaoxiao said: I love three things: the sun, the moon, and the circuit board.A Mao said: I'll just take a look.A Mao, who had just...; yvonneGan PCB Design

Will PB compile the source code under PUBLIC when compiling?: When PB compiles NK, will it compile the contents under PUBLIC? If not, where do the built-in DLLs and other things come from? Thank you...; 碧海沉天 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components