MPC8572LVTAVND datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> MPC8572LVTAVND

MPC8572LVTAVND: DescriptionMicroprocessors - MPU 32-BIT CMOS 1.5GHz; Categorysemiconductor The embedded processor and controller; File Size2MB，138 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MPC8572LVTAVND Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MPC8572LVTAVND	-	-	View	Buy Now

MPC8572LVTAVND Overview

Microprocessors - MPU 32-BIT CMOS 1.5GHz

MPC8572LVTAVND Parametric

Parameter Name	Attribute value
Product Category	Microprocessors - MPU
Manufacturer	NXP
RoHS	Details
Mounting Style	SMD/SMT
Package / Case	FC-PBGA-1023
Core	e500
Number of Cores	1 Core
Data Bus Width	32 bit
Maximum Clock Frequency	1.5 GHz
L1 Cache Instruction Memory	32 kB
L1 Cache Data Memory	32 kB
Operating Supply Voltage	1.1 V
Maximum Operating Temperature	+ 105 C
I/O Voltage	1.5 V, 1.8 V, 2.5 V, 3.3 V
Instruction Type	Floating Point
Interface Type	Ethernet, I2C, PCIe, SPI, UART
L2 Cache Instruction / Data Memory	1 MB
Memory Type	L1/L2 Cache
Minimum Operating Temperature	0 C
Moisture Sensitive	Yes
Number of Timers/Counters	4 x 32 bit
Processor Series	PowerQUICC III
Factory Pack Quantity	1
Watchdog Timers	Watchdog Timer
Unit Weight	0.457383 oz

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

Document Number: MPC8572EEC

Rev. 6, 06/2014

MPC8572E PowerQUICC III

Integrated Processor

Hardware Specifications

Overview

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

21.

22.

23.

Contents

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . 10

Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 15

Input Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

RESET Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 18

DDR2 and DDR3 SDRAM Controller . . . . . . . . . . . 19

DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Ethernet: Enhanced Three-Speed Ethernet (eTSEC) 28

Ethernet Management Interface

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . 50

Local Bus Controller (eLBC) . . . . . . . . . . . . . . . . . . 53

Programmable Interrupt Controller . . . . . . . . . . . . . 65

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

High-Speed Serial Interfaces (HSSI) . . . . . . . . . . . . 71

PCI Express . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

Serial RapidIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89

Package Description . . . . . . . . . . . . . . . . . . . . . . . . . 99

Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117

Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

System Design Information . . . . . . . . . . . . . . . . . . 123

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 134

Document Revision History . . . . . . . . . . . . . . . . . . 136

This section provides a high-level overview of the features

of the MPC8572E processor.

Figure 1

shows the major

functional units within the MPC8572E.

1.1

Key Features

The following list provides an overview of the MPC8572E

feature set:

• Two high-performance, 32-bit, Book E-enhanced

cores that implement the Power Architecture

technology:

— Each core is identical to the core within the

MPC8572E processor.

— 32-Kbyte L1 instruction cache and 32-Kbyte L1

data cache with parity protection. Caches can be

locked entirely or on a per-line basis, with

separate locking for instructions and data.

— Signal-processing engine (SPE) APU (auxiliary

processing unit). Provides an extensive

instruction set for vector (64-bit) integer and

fractional operations. These instructions use both

Freescale reserves the right to change the detail specifications as may be required

to permit improvements in the design of its products.

2008-2011,

Overview

•

the upper and lower words of the 64-bit GPRs as they are defined by the SPE APU.

— Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set

for single-precision (32-bit) floating-point instructions.

— Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit)

floating-point instructions that use the 64-bit GPRs.

— 36-bit real addressing

— Memory management unit (MMU). Especially designed for embedded applications. Supports

4-Kbyte to 4-Gbyte page sizes.

— Enhanced hardware and software debug support

— Performance monitor facility that is similar to, but separate from, the MPC8572E performance

monitor

The e500 defines features that are not implemented on this device. It also generally defines some

features that this device implements more specifically. An understanding of these differences can

be critical to ensure proper operation.

1 Mbyte L2 cache/SRAM

— Shared by both cores.

— Flexible configuration and individually configurable per core.

— Full ECC support on 64-bit boundary in both cache and SRAM modes

— Cache mode supports instruction caching, data caching, or both.

— External masters can force data to be allocated into the cache through programmed memory

ranges or special transaction types (stashing).

– 1, 2, or 4 ways can be configured for stashing only.

— Eight-way set-associative cache organization (32-byte cache lines)

— Supports locking entire cache or selected lines. Individual line locks are set and cleared through

Book E instructions or by externally mastered transactions.

— Global locking and Flash clearing done through writes to L2 configuration registers

— Instruction and data locks can be Flash cleared separately.

— Per-way allocation of cache region to a given processor.

— SRAM features include the following:

– 1, 2, 4, or 8 ways can be configured as SRAM.

– I/O devices access SRAM regions by marking transactions as snoopable (global).

– Regions can reside at any aligned location in the memory map.

– Byte-accessible ECC is protected using read-modify-write transaction accesses for

smaller-than-cache-line accesses.

e500 coherency module (ECM) manages core and intrasystem transactions

Address translation and mapping unit (ATMU)

— Twelve local access windows define mapping within local 36-bit address space.

— Inbound and outbound ATMUs map to larger external address spaces.

– Three inbound windows plus a configuration window on PCI Express

MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 6

Freescale Semiconductor

MPC8572LVTAVND Related Products

	MPC8572LVTAVND	MPC8572ECVTAVNE
Description	Microprocessors - MPU 32-BIT CMOS 1.5GHz	Microprocessors - MPU R211 Enc NoPb 1500 Ext

Recommended Resources

Creative voice controlled light circuit diagram

DC and AC paths b of common collector amplifier circuit

Automatic timing water supply control circuit

COMPAQ 1504 type TTL color display power supply circuit diagram

Light-controlled road construction warning circuit

Zero point detection circuit diagram

EEWORLD community wishes all the participating friends a great success~~: The competition is about to begin. [size=5][b]EEWORLD community wishes all the friends participating in the forum to relax and achieve good results. [/b][/size] If you have any questions, you are welc...; soso Electronics Design Contest

Bluetooth Protocol: I was also looking for Bluetooth protocols some time ago. I found some of them, but they seemed very difficult and I slowly digested them....; Fred_1977 Download Centre

I encountered a problem when testing the CAN communication isolation chip a few days ago. I hope you can give me some advice.: The question is quite long, so I wrote it in the Word attachment, and also attached the chip specification. I think it might be caused by the incorrect input level range of CAN communication....; 西里古1992 Analog electronics

BBB spectrum analyzer experience sharing: waveform zooming: [i=s]This post was last edited by airqj on 2014-7-20 22:31[/i] Because the screen of my board cannot be touched, I can only use the mouse to do some simple control (you should all know that my hardwar...; airqj DSP and ARM Processors

The client developed under EVC communicates with the server developed on the PC: I want to develop a client on a PDA to communicate with a PC server through a wireless network. The communication uses socket communication, but since the client and the server are not developed on th...; 梦想之家 Embedded System

About software waiting: I have a problem. If the value of SWWSR for software waiting for external memory is set to greater than 2, CCS will report an error:"Trouble Halting Target CPU: Timeout on Target Processor". After tha...; zhaofengxiao Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components