EEWORLDEEWORLDEEWORLD

Part Number

Search

843001AG-21LF

Description
Switching Voltage Regulators
Categorysemiconductor    Analog mixed-signal IC   
File Size188KB,17 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

843001AG-21LF Online Shopping

Suppliers Part Number Price MOQ In stock  
843001AG-21LF - - View Buy Now

843001AG-21LF Overview

Switching Voltage Regulators

843001AG-21LF Parametric

Parameter NameAttribute value
Product CategoryClock Synthesizer / Jitter Cleaner
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
Number of Outputs2 Output
Output LevelLVCMOS, LVTTL, LVPECL
Max Output Freq700 MHz
Input LevelCrystal, LVCMOS, LVTTL
Maximum Input Frequency40 MHz
Supply Voltage - Max3.465 V
Supply Voltage - Min3.135 V
Maximum Operating Temperature+ 70 C
Minimum Operating Temperature0 C
Mounting StyleSMD/SMT
Package / CaseTSSOP-24
PackagingTube
Height1 mm
Length7.8 mm
Operating Supply Current170 mA
Operating Supply Voltage3.3 V
Factory Pack Quantity62
Width4.4 mm
Unit Weight0.007478 oz
FemtoClocks™ Crystal-to-3.3V LVPECL
Frequency Synthesizer
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017
843001-21
DATA SHEET
Description
The 843001-21 is a a highly versatile, low phase noise LVPECL
Synthesizer which can generate low jitter reference clocks for a
variety of communications applications. The dual crystal interface
allows the synthesizer to support up to two communications
standards in a given application (i.e. 1GB Ethernet with a 25MHz
crystal and 1Gb Fibre Channel using a 26.5625MHz crystal). The
rms phase jitter performance is typically less than 1ps, thus
making the device acceptable for use in demanding applications
such as OC48 SONET and 10Gb Ethernet. The 843001-21 is
packaged in a small 24-pin TSSOP package.
Features
One 3.3Vdifferential LVPECL output pair and
one LVCMOS/LVTTL single-ended reference clock output
Selectable crystal oscillator interface
or LVCMOS/LVTTL single-ended input
VCO range: 560MHz – 700MHz
Supports the following applications:
SONET, Ethernet, Fibre Channel, Serial ATA, and HDTV
Selectable ÷1 or ÷2 operation
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):
0.80ps (typical)
Offset
Noise Power
100Hz ................ -60.3 dBc/Hz
1kHz .................. -88.5 dBc/Hz
10kHz ................ -111.9 dBc/Hz
100kHz .............. -113.0 dBc/Hz
Full 3.3V supply mode
0°C to 70°C ambient operating temperature
Available in lead-free (RoHS 6) package
For drop in replacement use 843001i-22
Block Diagram
3
N2:N0
SEL0
Pulldown
SEL1
Pulldown
N
XTAL_IN0
000
001
010
011
100
101
110
111
÷1
÷2
÷3
÷4
(default)
÷5
÷6
÷8
÷10
Pin Assignment
V
CCO_CMOS
N0
N1
N2
V
CCO_PECL
Q0
Q0
V
EE
V
CCA
V
CC
XTAL_OUT1
XTAL_IN1
Q0
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
REF_CLK
V
EE
OE_REF
M2
M1
M0
MR
SEL1
SEL0
TEST_CLK
XTAL_IN0
XTAL_OUT0
OSC
XTAL_OUT0
XTAL_IN1
00
11
OSC
XTAL_OUT1
TEST_CLK
Pulldown
01
Phase
Detector
VCO
10
01
00
Q0
843001-21
10
000
001
010
011
100
101
M
÷18
÷22
÷24
÷25
÷32
(default)
÷40
24-Lead TSSOP
4.4mm x 7.8mm x 0.925mm
package body
G Package
Top View
MR
Pulldown
M2:M0
3
REF_CLK
OE_REF
Pulldown
843001-21 Rev A 5/20/16
1
©2016 Integrated Device Technology, Inc.

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2118  2472  1598  1076  2344  43  50  33  22  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号