35363-0461 datasheet, PDF - EEWORLD Datasheet

35363-0461: Description4 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, LEAD FREE; CategoryThe connector The connector; File Size314KB，3 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home

Download Datasheet Parametric View All

35363-0461 Overview

4 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, LEAD FREE

Parameter Name	Attribute value
package instruction	LEAD FREE
Reach Compliance Code	unknown
Connector type	BOARD CONNECTOR
Contact point gender	MALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Manufacturer's serial number	35363
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	SOLDER
Total number of contacts	4
UL Flammability Code	94V-0
Base Number Matches	1

I encountered another problem using DialogBar: There is a DialogBar and a CListctrl in the View window. The functions to be implemented are: There are Open, Delete and other buttons on the DialogBar, which are disabled initially. When the stylus i...; panshiowen Embedded System

Trend of Ultra-Small Power Supplies: [p=30, null, left][font=宋体][color=#8b0000] [/color]In recent years, various electronic products have developed towards miniaturization and micro-miniaturization, and have entered people's lives in the...; qwqwqw2088 Analogue and Mixed Signal

Why doesn't Quartus II have a can ip?: Is there any routine I can refer to? There are not many on the Internet. Thank you....; tianma123 FPGA/CPLD

【Transfer】Design method of capacitor life: [font=微软雅黑][size=4][color=#000000]This article mainly calculates the ripple current and then uses the thermal equivalent model of the capacitor to calculate the temperature of the center point of the ...; wstt Power technology

[Ming Deyang] Share a large amount of FPGA design skills learning materials: [font=宋体][size=4][b] 1. How to simulate ISE IP core in MODELSIM[/b] Ming Deyang shared the method of simulating XILINX project with IP core in MODELSIM, teaching you step by step how to add simulation...; njiggih FPGA/CPLD

Equipment survey, guys, in the face of the New Year's red envelope rain battle, have you upgraded your equipment?: Day by day, the New Year is coming soon. This year's red envelopes are unprecedentedly grand. It is really like "a spring breeze comes overnight, thousands of pear trees bloom". There are all kinds of...; wo4fisher Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components