EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74F378D

Description
PARALLEL D REGISTER WITH ENABLE
Categorylogic    logic   
File Size32KB,3 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

MC74F378D Overview

PARALLEL D REGISTER WITH ENABLE

MC74F378D Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMotorola ( NXP )
Parts packaging codeSOIC
package instructionSOP, SOP16,.25
Contacts16
Reach Compliance Codeunknow
Other featuresWITH HOLD MODE
seriesF/FAST
JESD-30 codeR-PDSO-G16
JESD-609 codee0
length9.9 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Su80000000 Hz
MaximumI(ol)0.02 A
Number of digits6
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)45 mA
propagation delay (tpd)9.5 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width3.9 mm
minfmax80 MHz
MC54/74F378
PARALLEL D REGISTER
WITH ENABLE
The MC54/74F378 is a 6-bit register with a buffered common enable. This
device is similar to the F174 but with common Enable rather than common
Master Reset.
The F378 consists of six edge-triggered D-type flip-flops with individual D
inputs and Q outputs. The Clock (CP) and Enable (E) inputs are common to
all flip-flops.
When the E input is LOW, new data is entered into the register on the LOW-
to-HIGH transition of the CP input. When the E input is HIGH the register will
retain the present data independent of the CP input. This circuit is designed
to prevent false clocking by transitions on the E input..
PARALLEL D REGISTER
WITH ENABLE
FAST™ SCHOTTKY TTL
6-Bit High-Speed Parallel Register
Positive Edge-Triggered D-Type Inputs
Fully Buffered Common Clock and Enable Inputs
Input Clamp Diodes Limit High-Speed Termination Effects
CONNECTION DIAGRAM
(TOP VIEW)
VCC
16
Q5
15
D5
14
D4
13
Q4
12
D3
11
Q3
10
CP
9
J SUFFIX
CERAMIC
CASE 620-09
16
1
16
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
D SUFFIX
SOIC
CASE 751B-03
1
E
2
Q0
3
D0
4
D1
5
Q1
6
D2
7
Q2
8
GND
ORDERING INFORMATION
MC54FXXXJ
MC74FXXXN
MC74FXXXD
Ceramic
Plastic
SOIC
FUNCTION TABLE
Inputs
E
H
L
L
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
Output
Dn
X
H
L
Qn
No Change
H
L
CP
LOGIC SYMBOL
14
13
11
6
4
3
1
D5
D4
D3
D2
D1
D0
E
Q5
Q4
Q3
Q2
Q1
Q0
CP
9
15
12
10
7
5
2
VCC = PIN 16
GND = PIN 8
FAST AND LS TTL DATA
4-173

MC74F378D Related Products

MC74F378D MC74F378 MC74F378N MC54F378
Description PARALLEL D REGISTER WITH ENABLE PARALLEL D REGISTER WITH ENABLE PARALLEL D REGISTER WITH ENABLE PARALLEL D REGISTER WITH ENABLE
How to set up 2440 chip debugging with J-Link under AXD
I would like to ask all the experts, how to set up the 2440 chip with J-Link debugging under AXD...
weimeng4359 Embedded System
msp430f149+peripheral tlv61612-bit DA conversion module
The following is made by replacing the 12-bit DC chip 5616. It took 2 hours to adjust it. It's unbearable. The code is as follows (or explain it first: P2.0 port - DIN P2.1 port - SCLK P2.2 port - CS/...
fish001 Microcontroller MCU
MCU design, embedded development, electronic project design
Zhengzhou MCU design, embedded development, electronic project design Zhengzhou Zhiruan Technology Co., Ltd. http://www.zhiruancn.com/ provides you with customized and personalized electronic product ...
666666 Embedded System
The highest frequency that can be measured by msp430 in capture mode
When I use the capture mode of msp430f1611 to measure the frequency of a square wave, I find that the highest frequency that can be measured correctly does not exceed 200k. I use an 8M crystal oscilla...
20082259 Microcontroller MCU
Communication issues between the soft core and other modules
I am currently using a spartan6 development board, and I have configured a microblaze soft core on this FPGA. In addition to the soft core, I also have other logics, such as a large module organized b...
baochuntu FPGA/CPLD
The image data read back from the USB camera by F7 is not displayed normally on the LCD. Please help!!!
[i=s]This post was last edited by zhanghuichun on 2015-11-11 21:05[/i] The collected YUY2 data is converted into RGB565 format and the displayed effect is unexpectedly like this.YUY2 to RGB565 code: [...
zhanghuichun stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2437  2169  118  57  2351  50  44  3  2  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号