MC10EP08, MC100EP08
3.3V / 5V ECL 2-Input
Differential XOR/XNOR
The MC10/100EP08 is a differential XOR/XNOR gate. The EP08 is
ideal for applications requiring the fastest AC performance available.
The 100 Series contains temperature compensation.
•
250 ps Typical Propagation Delay
•
Maximum Frequency > 3 GHz Typical
•
PECL Mode Operating Range: V
CC
= 3.0 V to 5.5 V
with V
EE
= 0 V
•
NECL Mode Operating Range: V
CC
= 0 V
with V
EE
= –3.0 V to –5.5 V
•
Open Input Default State
8
http://onsemi.com
MARKING DIAGRAMS*
8
1
SO–8
D SUFFIX
CASE 751
HEP08
ALYW
1
1
8
KEP08
ALYW
•
Safety Clamp on Inputs
•
Q Output Will Default LOW with Inputs Open or at V
EE
8
1
TSSOP–8
DT SUFFIX
CASE 948R
8
HP08
ALYW
1
8
KP08
ALYW
1
H = MC10
K = MC100
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
*For additional information, see Application Note
AND8002/D
ORDERING INFORMATION
Device
MC10EP08D
MC10EP08DR2
MC100EP08D
MC100EP08DR2
MC10EP08DT
MC10EP08DTR2
MC100EP08DT
Package
SO–8
SO–8
SO–8
SO–8
TSSOP–8
TSSOP–8
TSSOP–8
Shipping
98 Units/Rail
2500 Tape & Reel
98 Units/Rail
2500 Tape & Reel
100 Units/Rail
2500 Tape & Reel
100 Units/Rail
2500 Tape & Reel
MC100EP08DTR2 TSSOP–8
©
Semiconductor Components Industries, LLC, 2001
1
April, 2001 – Rev. 3
Publication Order Number:
MC10EP08/D
MC10EP08, MC100EP08
D0
1
8
V
CC
PIN
PIN DESCRIPTION
FUNCTION
ECL Data Inputs
ECL Data Outputs
Positive Supply
Negative Supply
D0, D1, D0, D1
Q, Q
D0
2
7
Q
V
CC
V
EE
TRUTH TABLE
D1
3
6
Q
D0*
L
L
H
H
D1*
L
H
L
H
D0**
H
H
L
L
D1**
H
L
H
L
Q
L
H
H
L
Q
H
L
L
H
D1
4
5
V
EE
* Pins will default LOW when left open.
** Pins will default to V
CC
/2 when left open.
Figure 1. 8–Lead Pinout
(Top View)
and Logic Diagram
ATTRIBUTES
Characteristics
Internal Input Pulldown Resistor
Internal Input Pullup Resistor
ESD Protection
Human Body Model
Machine Model
Charged Device Model
Value
75 kW
37.5 kW
> 4 kV
> 200 V
> 2 kV
Level 1
UL–94 code V–0 A 1/8”
28 to 34
135
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1.)
Flammability Rating
Oxygen Index
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note AND8003/D.
MAXIMUM RATINGS
(Note 2.)
Symbol
V
CC
V
EE
V
I
I
out
TA
T
stg
θ
JA
θ
JC
θ
JA
θ
JC
T
sol
Parameter
PECL Mode Power Supply
NECL Mode Power Supply
PECL Mode In ut Voltage
Input
NECL Mode Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Thermal Resistance (Junction to Ambient)
Thermal Resistance (Junction to Case)
Thermal Resistance (Junction to Ambient)
Thermal Resistance (Junction to Case)
Wave Solder
0 LFPM
500 LFPM
std bd
0 LFPM
500 LFPM
std bd
<2 to 3 sec @ 248°C
8 SOIC
8 SOIC
8 SOIC
8 TSSOP
8 TSSOP
8 TSSOP
Condition 1
V
EE
= 0 V
V
CC
= 0 V
V
EE
= 0 V
V
CC
= 0 V
Continuous
Surge
V
I
V
CC
V
I
V
EE
Condition 2
Rating
6
–6
6
–6
50
100
–40 to +85
–65 to +150
190
130
41 to 44
185
140
41 to 44
265
Units
V
V
V
V
mA
mA
°C
°C
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
°C
2. Maximum Ratings are those values beyond which device damage may occur.
http://onsemi.com
2
MC10EP08, MC100EP08
10EP DC CHARACTERISTICS, PECL
V
CC
= 3.3 V, V
EE
= 0 V (Note 3.)
–40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 4.)
Output LOW Voltage (Note 4.)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Input HIGH Voltage Common Mode
Range (Differential) (Note 5.)
Input HIGH Current
Input LOW Current
D
D
0.5
–150
Min
20
2165
1365
2090
1365
2.0
Typ
28
2290
1490
Max
36
2415
1615
2415
1690
3.3
150
0.5
–150
Min
20
2230
1430
2155
1430
2.0
25°C
Typ
30
2355
1555
Max
38
2480
1680
2480
1755
3.3
150
0.5
–150
Min
20
2290
1490
2215
1490
2.0
85°C
Typ
32
2415
1615
Max
38
2540
1740
2540
1815
3.3
150
Unit
mA
mV
mV
mV
mV
V
µA
µA
NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
3. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.3 V to –2.2 V.
4. All loading with 50 ohms to V
CC
–2.0 volts.
5. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
10EP DC CHARACTERISTICS, PECL
V
CC
= 5.0 V, V
EE
= 0 V (Note 6.)
–40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 7.)
Output LOW Voltage (Note 7.)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Input HIGH Voltage Common Mode
Range (Differential) (Note 8.)
Input HIGH Current
Input LOW Current
D
D
0.5
–150
Min
20
3865
3065
3790
3065
2.0
Typ
28
3940
3190
Max
36
4115
3315
4115
3390
5.0
150
0.5
–150
Min
20
3930
3130
3855
3130
2.0
25°C
Typ
30
4055
3255
Max
38
4180
3380
4180
3455
5.0
150
0.5
–150
Min
20
3990
3190
3915
3190
2.0
85°C
Typ
32
4115
3315
Max
38
4240
3440
4240
3515
5.0
150
Unit
mA
mV
mV
mV
mV
V
µA
µA
NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
6. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +2.0 V to –0.5 V.
7. All loading with 50 ohms to V
CC
–2.0 volts.
8. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
10EP DC CHARACTERISTICS, NECL
V
CC
= 0 V; V
EE
= –5.5 V to –3.0 V (Note 9.)
–40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 10.)
Output LOW Voltage (Note 10.)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Input HIGH Voltage Common Mode
Range (Differential) (Note 11.)
Input HIGH Current
Input LOW Current
D
D
0.5
–150
Min
20
–1135
–1935
–1210
–1935
V
EE
+2.0
Typ
28
–1010
–1810
Max
36
–885
–1685
–885
–1610
0.0
150
0.5
–150
Min
20
–1070
–1870
–1145
–1870
V
EE
+2.0
25°C
Typ
30
–945
–1745
Max
38
–820
–1620
–820
–1545
0.0
150
0.5
–150
Min
20
–1010
–1810
–1085
–1810
V
EE
+2.0
85°C
Typ
32
–885
–1685
Max
38
–760
–1560
–760
–1485
0.0
150
Unit
mA
mV
mV
mV
mV
V
µA
µA
NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
9. Input and output parameters vary 1:1 with V
CC
.
10. All loading with 50 ohms to V
CC
–2.0 volts.
11. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
http://onsemi.com
3
MC10EP08, MC100EP08
100EP DC CHARACTERISTICS, PECL
V
CC
= 3.3 V, V
EE
= 0 V (Note 12.)
–40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 13.)
Output LOW Voltage (Note 13.)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Input HIGH Voltage Common Mode
Range (Differential) (Note 14.)
Input HIGH Current
Input LOW Current
D
D
0.5
–150
Min
20
2155
1355
2075
1355
2.0
Typ
28
2280
1480
Max
36
2405
1605
2420
1675
3.3
150
0.5
–150
Min
20
2155
1355
2075
1355
2.0
25°C
Typ
30
2280
1480
Max
38
2405
1605
2420
1675
3.3
150
0.5
–150
Min
20
2155
1355
2075
1355
2.0
85°C
Typ
32
2280
1480
Max
40
2405
1605
2420
1675
3.3
150
Unit
mA
mV
mV
mV
mV
V
µA
µA
NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
12. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.3 V to –2.2 V.
13. All loading with 50 ohms to V
CC
–2.0 volts.
14. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
100EP DC CHARACTERISTICS, PECL
V
CC
= 5.0 V, V
EE
= 0 V (Note 15.)
–40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 16.)
Output LOW Voltage (Note 16.)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Input HIGH Voltage Common Mode
Range (Differential) (Note 17.)
Input HIGH Current
Input LOW Current
D
D
0.5
–150
Min
20
3855
3055
3775
3055
2.0
Typ
28
3980
3180
Max
36
4105
3305
4120
3375
5.0
150
0.5
–150
Min
20
3855
3055
3775
3055
2.0
25°C
Typ
30
3980
3180
Max
38
4105
3305
4120
3375
5.0
150
0.5
–150
Min
20
3855
3055
3775
3055
2.0
85°C
Typ
32
3980
3180
Max
40
4105
3305
4120
3375
5.0
150
Unit
mA
mV
mV
mV
mV
V
µA
µA
NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
15. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +2.0 V to –0.5 V.
16. All loading with 50 ohms to V
CC
–2.0 volts.
17. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
100EP DC CHARACTERISTICS, NECL
V
CC
= 0 V; V
EE
= –5.5 V to –3.0 V (Note 18.)
–40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
I
IH
I
IL
Characteristic
Power Supply Current
Output HIGH Voltage (Note 19.)
Output LOW Voltage (Note 19.)
Input HIGH Voltage (Single Ended)
Input LOW Voltage (Single Ended)
Input HIGH Voltage Common Mode
Range (Differential) (Note 20.)
Input HIGH Current
Input LOW Current
D
D
0.5
–150
Min
20
–1145
–1945
–1225
–1945
V
EE
+2.0
Typ
28
–1020
–1820
Max
36
–895
–1695
–880
–1625
0.0
150
0.5
–150
Min
20
–1145
–1945
–1225
–1945
V
EE
+2.0
25°C
Typ
30
–1020
–1820
Max
38
–895
–1695
–880
–1625
0.0
150
0.5
–150
Min
20
–1145
–1945
–1225
–1945
V
EE
+2.0
85°C
Typ
32
–1020
–1820
Max
40
–895
–1695
–880
–1625
0.0
150
Unit
mA
mV
mV
mV
mV
V
µA
µA
NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The
circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
18. Input and output parameters vary 1:1 with V
CC
.
19. All loading with 50 ohms to V
CC
–2.0 volts.
20. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
http://onsemi.com
4
MC10EP08, MC100EP08
AC CHARACTERISTICS
V
CC
= 0 V; V
EE
= –3.0 V to –5.5 V or V
CC
= 3.0 V to 5.5 V; V
EE
= 0 V (Note 21.)
–40°C
Symbol
f
max
t
PLH
,
t
PHL
t
JITTER
V
PP
t
r
t
f
Characteristic
Maximum Frequency
(See Figure 2. F
max
/JITTER)
Propagation Delay to
Output Differential
D, D to Q, Q
170
Min
Typ
>3
Max
Min
25°C
Typ
>3
Max
Min
85°C
Typ
>3
Max
Unit
GHz
ps
220
0.2
150
Q, Q
70
800
120
280
<1
1200
170
150
80
180
250
0.2
800
130
300
<1
1200
180
150
100
200
270
0.2
800
150
320
<1
1200
200
ps
mV
ps
Cycle–to–Cycle Jitter
(See Figure 2. F
max
/JITTER)
Input Voltage Swing (Differential)
Output Rise/Fall Times
(20% – 80%)
21. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 ohms to V
CC
–2.0 V.
900
800
V
OUTpp
(mV)
700
600
500
400
300
200
100
0
9
8
7
6
5
4
3
2
(JITTER)
3000
4000
5000
1
6000
JITTER
OUT
ps (RMS)
0
1000
2000
FREQUENCY (MHz)
Figure 2. F
max
/Jitter
http://onsemi.com
5
ÉÉ
ÉÉ
ÉÉÉÉÉÉÉÉ
ÉÉÉÉÉÉÉÉ