EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8342Q18AE-200IT

Description
DDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
Categorystorage    storage   
File Size498KB,34 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS8342Q18AE-200IT Overview

DDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165

GS8342Q18AE-200IT Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeBGA
package instructionBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
length17 mm
memory density37748736 bit
Memory IC TypeDDR SRAM
memory width18
Number of functions1
Number of terminals165
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2MX18
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.5 mm
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width15 mm
Base Number Matches1
GS8342Q08/09/18/36AE-278/250/200/167
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write (x36, x18, and x9) and Nybble Write (x8) function
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
• Pin-compatible with present 9Mb and 18Mb and future 72Mb
and 144Mb devices
36Mb SigmaQuad-II
Burst of 2 SRAM
Clocking and Addressing Schemes
167 MHz–278 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
The GS8342Q08/09/18/36AE SigmaQuad-II SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer. The device also allows the user to manipulate the
output register clock quasi independently with the C and C
clock inputs. C and C are also independent single-ended clock
inputs, not differential inputs. If the C clocks are tied high, the
K clocks are routed internally to fire the output registers
instead.
Each internal read and write operation in a SigmaQuad-II B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaQuad-II B2 RAM is always one address pin less than the
advertised index depth (e.g., the 4M x 8 has a 2M addressable
index).
SigmaQuad™ Family Overview
The GS8342Q08/09/18/36AE are built in compliance with
the SigmaQuad-II SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 37,748,736-bit (36Mb)
SRAMs. The GS8342Q08/09/18/36AE SigmaQuad SRAMs
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Parameter Synopsis
-278
tKHKH
tKHQV
3.6 ns
0.45 ns
-250
4.0 ns
0.45 ns
-200
5.0 ns
0.45 ns
-167
6.0 ns
0.5 ns
Rev: 1.06c 11/2011
1/34
© 2006, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Please help. The front control panel of the set-top box starts normally. When I touch it, there is no data signal, and the digital tube of the front control panel does not light up.
Please help. The front control panel of the set-top box starts up normally, and the data signal is normal. When I touch it, the data signal is gone. The digital tube of the front control panel is not ...
sk2峰 Integrated technical exchanges
Anti-static sign
Anti-static signs, all are PCB files, can be used directly on PCB...
qin552011373 ADI Reference Circuit
Problems with signals and variables in vhdl parity check circuit
In the following program, I personally feel that tmp should be defined as a variable, not a signal, because variable assignment has no delay, while signal assignment has delay. This causes tmp <= tmp ...
zk12081984 Embedded System
VHDL, I have a question but I don't know how to start, can an expert give me some tips
VHDL, I have a question and I don't know how to start, experts can give me some tips, cycloneII fpga, I am fidgeting :titter:...
alec405 Embedded System
Receive an AVR learning board with video
Receive an AVR learning board with video...
jak110 Microchip MCU
CH340G Package
I want a data sheet for CH340G, thanks...
Uniqueq Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1933  2740  2003  669  2138  39  56  41  14  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号