SN54180J-00 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN54180J-00

SN54180J-00: DescriptionTTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14; Categorylogic logic; File Size332KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN54180J-00 Overview

TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14

SN54180J-00 Parametric

Parameter Name	Attribute value
Maker	Texas Instruments
Reach Compliance Code	unknown
Other features	CONFIGURABLE ODD/EVEN PARITY GENERATOR
series	TTL/H/L
JESD-30 code	R-GDIP-T14
length	19.56 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER
Number of digits	8
Number of functions	1
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Maximum supply current (ICC)	49 mA
propagation delay (tpd)	68 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Base Number Matches	1

SN54180J-00 Related Products

	SN54180J-00	SN54180W-00	SN54180W-10	SN74180N-00	SN74180N-10	SN74180J-00	SN74180J
Description	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	not_compliant
Other features	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR; WITH OPTIONAL 9TH BIT OR PARITY CHECKER INPUT
series	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-GDIP-T14	R-GDFP-F14	R-GDFP-F14	R-PDIP-T14	R-PDIP-T14	R-GDIP-T14	R-GDIP-T14
length	19.56 mm	9.21 mm	9.21 mm	19.305 mm	19.305 mm	19.56 mm	19.56 mm
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER
Number of digits	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1
Number of terminals	14	14	14	14	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C	70 °C	70 °C	70 °C	70 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DIP	DFP	DFP	DIP	DIP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK	FLATPACK	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Maximum supply current (ICC)	49 mA	49 mA	49 mA	56 mA	56 mA	56 mA	56 mA
propagation delay (tpd)	68 ns	68 ns	68 ns	68 ns	68 ns	68 ns	68 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	2.03 mm	2.03 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO	NO	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	7.62 mm	6.29 mm	6.29 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm

Recommended Resources

Haier HR-8805T mechanical microwave oven circuit diagram

Trickle supply method circuit diagram

Simple R, L, C measuring bridge

555 temperature limit 40℃ audio alarm electronic thermometer circuit

555 sound and light dual control delay lighting energy-saving lamp circuit (3)

About triode: I want to make a triode amplifier circuit. I have never learned two-stage analog electronics. I need a practical circuit diagram!...; c51arm7 Analog electronics

A new type of fuse to avoid melting shell and surge failure in switching power supply: In recent years, independent switching power supplies and power modules have become an indispensable part of our lives and work. With the explosive growth of mobile phones, communication products, and...; qwqwqw2088 Analogue and Mixed Signal

Where is DDK_TARGET_OS set?: !if !defined(DDK_TARGET_OS) || "$(DDK_TARGET_OS)"=="Win2K" # The driver is built in the Win2K build environment # C_DEFINES=$(C_DEFINES) -DNDIS50_MINIPORT=1 !else # The driver is built in the XP or .N...; xief0925 Embedded System

[Warehouse temperature and humidity automatic control simulation system] 3. RSL10 BLE Mesh networking first experience: [i=s] This post was last edited by sunduoze on 2021-7-24 19:27 [/i] #### Display#### Preparation **Goal**: Use ON-IDE environment, RS10-002GEVB board + RSL10-SENSE-DB-GEVK to implement Mesh networking...; sunduoze onsemi and Avnet IoT Innovation Design Competition

Please help, which expert can recommend a bandpass filter implemented by analog circuit?: I need help. Can any expert recommend a bandpass filter implemented by analog circuit? The signal to be filtered is an AM wave containing two frequency components, 50k and 400k, as shown in the red wa...; wangminabc Analog electronics

About the temperature sampling LED display problem of mspg2553: I have a question, please help me. It's about my pins. My Vss and K are connected to the GND on the microcontroller, VDD and A are connected to the VCC of the microcontroller, [color=#333333][backcolo...; 第八秒钟 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components