SN74180N-10 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74180N-10

SN74180N-10: DescriptionTTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14; Categorylogic logic; File Size332KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74180N-10 Overview

TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14

SN74180N-10 Parametric

Parameter Name	Attribute value
Maker	Texas Instruments
package instruction	DIP,
Reach Compliance Code	unknown
Other features	CONFIGURABLE ODD/EVEN PARITY GENERATOR
series	TTL/H/L
JESD-30 code	R-PDIP-T14
length	19.305 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER
Number of digits	8
Number of functions	1
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Maximum supply current (ICC)	56 mA
propagation delay (tpd)	68 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

SN74180N-10 Related Products

	SN74180N-10	SN54180W-00	SN54180W-10	SN54180J-00	SN74180N-00	SN74180J-00	SN74180J
Description	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	not_compliant
Other features	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR; WITH OPTIONAL 9TH BIT OR PARITY CHECKER INPUT
series	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-PDIP-T14	R-GDFP-F14	R-GDFP-F14	R-GDIP-T14	R-PDIP-T14	R-GDIP-T14	R-GDIP-T14
length	19.305 mm	9.21 mm	9.21 mm	19.56 mm	19.305 mm	19.56 mm	19.56 mm
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER
Number of digits	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1
Number of terminals	14	14	14	14	14	14	14
Maximum operating temperature	70 °C	125 °C	125 °C	125 °C	70 °C	70 °C	70 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DIP	DFP	DFP	DIP	DIP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK	FLATPACK	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Maximum supply current (ICC)	56 mA	49 mA	49 mA	49 mA	56 mA	56 mA	56 mA
propagation delay (tpd)	68 ns	68 ns	68 ns	68 ns	68 ns	68 ns	68 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	2.03 mm	2.03 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.25 V	5.5 V	5.5 V	5.5 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.5 V	4.5 V	4.5 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO	NO	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	7.62 mm	6.29 mm	6.29 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm

Recommended Resources

Y-△ started motor automatic mutual switching circuit b

Power amplifier circuit using Sanken tube

Latched gas and smoke alarm circuits

MAX705, 706, and 813L constitute a single-chip microcomputer monitoring circuit

Temperature stable logarithmic amplifier circuit

When will it end? ST is out of stock and it is hard to find a domestic alternative, but the domestic ones are also out of stock...: I don't know when this situation will end. I guess I can't do business anymore....; 天明 Domestic Chip Exchange

Huawei urgently recruits C developers: Huawei is urgently recruiting C developers. If you are interested, please send your resume to blackbat_04@163.com as soon as possible. Undergraduate 3 years of experience, postgraduate 2 years of expe...; mingdi Embedded System

Please help me with the USB driver migration from xp to vista (32bit)~ ^.^: I usually use DDK2K + visual studio + ddkbuild to compile drivers for Windows XP. Now I hope that the compiled drivers can be used on Vista (32bit). How do I modify and port them? My specific question...; 232222222 Embedded System

Step frequency signal: I want to use FPGA to generate a frequency-stepping signal and use Verilog to write DDS. It involves the duration control of each frequency and the frequency step control. I don't know how to use loop...; whalechao FPGA/CPLD

RTC driver problem in PXA270+CE5.0 system, time display problem,????: Basic situation introduction: PXA270+CE5.0, RTC uses an external X1226 chip, I2C read and write. Its RTC read and write functions have been implemented, and the reading and writing are correct. It can...; bdywsled Embedded System

Good power supply: [i=s]This post was last edited by paulhyde on 2014-9-15 09:04[/i] Adjustable power supply...; doufu Electronics Design Contest

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components