SN74180J datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> SN74180J

SN74180J: DescriptionTTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14; Categorylogic logic; File Size332KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74180J Overview

TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14

SN74180J Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DIP, DIP14,.3
Reach Compliance Code	not_compliant
Samacsys Description	PARITY GENERATOR/CHECKER, 14 Pin, Ceramic, DIP
Other features	CONFIGURABLE ODD/EVEN PARITY GENERATOR; WITH OPTIONAL 9TH BIT OR PARITY CHECKER INPUT
series	TTL/H/L
JESD-30 code	R-GDIP-T14
length	19.56 mm
Load capacitance (CL)	15 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER
Number of digits	8
Number of functions	1
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	56 mA
propagation delay (tpd)	68 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

SN74180J Related Products

	SN74180J	SN54180W-00	SN54180W-10	SN54180J-00	SN74180N-00	SN74180N-10	SN74180J-00
Description	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14	TTL/H/L SERIES, 8-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Reach Compliance Code	not_compliant	unknown	unknown	unknown	unknown	unknown	unknown
Other features	CONFIGURABLE ODD/EVEN PARITY GENERATOR; WITH OPTIONAL 9TH BIT OR PARITY CHECKER INPUT	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR	CONFIGURABLE ODD/EVEN PARITY GENERATOR
series	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-GDIP-T14	R-GDFP-F14	R-GDFP-F14	R-GDIP-T14	R-PDIP-T14	R-PDIP-T14	R-GDIP-T14
length	19.56 mm	9.21 mm	9.21 mm	19.56 mm	19.305 mm	19.305 mm	19.56 mm
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER
Number of digits	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1
Number of terminals	14	14	14	14	14	14	14
Maximum operating temperature	70 °C	125 °C	125 °C	125 °C	70 °C	70 °C	70 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED
encapsulated code	DIP	DFP	DFP	DIP	DIP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK	FLATPACK	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Maximum supply current (ICC)	56 mA	49 mA	49 mA	49 mA	56 mA	56 mA	56 mA
propagation delay (tpd)	68 ns	68 ns	68 ns	68 ns	68 ns	68 ns	68 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	2.03 mm	2.03 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.25 V	5.5 V	5.5 V	5.5 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.5 V	4.5 V	4.5 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO	NO	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	7.62 mm	6.29 mm	6.29 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm

Recommended Resources

Principle and circuit diagram of battery internal resistance tester

Thermometer circuit with temperature compensation

camera flash circuit

TCM853 circuit diagram using external control voltage

Low dropout voltage regulator circuit diagram

555 program controller circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components