5962R9573501VXC datasheet, PDF

5962R9573501VXC: DescriptionNAND Gate, HCT Series, 1-Func, 8-Input, CMOS, CDFP14; Categorylogic logic; File Size210KB，9 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric View All

5962R9573501VXC Overview

NAND Gate, HCT Series, 1-Func, 8-Input, CMOS, CDFP14

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	unknown
series	HCT
JESD-30 code	R-CDFP-F14
JESD-609 code	e4
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
Number of functions	1
Number of entries	8
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	FLATPACK
propagation delay (tpd)	23 ns
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	FLAT
Terminal location	DUAL
total dose	100k Rad(Si) V
Base Number Matches	1

How does FPGA implement Hilbert transform?: I AD the beat echo signal of LFMCW radar and want to convert it into two IQ signals with a phase difference of 90°. Since the beat signal contains a frequency that is not single, I don't know how to u...; 小二红 FPGA/CPLD

Ten ways for women to become "loved by men": Ten ways for women to cultivate "love from men" Women don't have to be beautiful, but they must live beautifully; women don't have to be born smart, but they must develop intelligence; women don't hav...; 花的世界 Talking

Detailed analysis of static in C language: I googled nearly three pages about static in C language, but found that there is very little information available. Some of them are long and incomprehensible, or they skip a few words at the key poin...; Aguilera DSP and ARM Processors

【Design Tools】Virtex-5 PCIE to DVI reference routine: DEMO is based on Virtex-5 LX110T to achieve PCIE to DVI conversion. After processing the input image, it is output ....; GONGHCU FPGA/CPLD

life: If we calculate based on normal working hours of 8 hours a day, what is the approximate lifespan of common IC chips (such as the 74LS series)?...; wy3168 FPGA/CPLD

What happened to my little program?: DELAY CLRWDT MOVLW 0x02 MOVWF TMP6 LOOPA MOVLW 0xFF MOVWF TMP7 DECFSZ TMP7,F GOTO $-1 BCF STATUS,Z DECFSZ TMP6,F GOTO LOOPA NOP END Why does the loop never end?...; mangomkt Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components