BU-61590D5-170 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-61590D5-170

BU-61590D5-170: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, 2.100 X 1.800 INCH, 0.210 INCH HEIGHT, DIP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size79KB，8 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-61590D5-170 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, 2.100 X 1.800 INCH, 0.210 INCH HEIGHT, DIP-78

BU-61590D5-170 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QIP
package instruction	QIP, QUIP78B,1.5/1.7
Contacts	78
Reach Compliance Code	compliant
Address bus width	16
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CQIP-P78
JESD-609 code	e0
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QIP
Encapsulate equivalent code	QUIP78B,1.5/1.7
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5,+-15 V
Certification status	Not Qualified
Maximum seat height	5.334 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	41.91 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BU-61590

MIL-STD-1553A/B AND McAIR BC/RT/MT,

ADVANCED COMMUNICATION ENGINE (ACE)

FEATURES

•

Fully Integrated Terminal

DESCRIPTION

DDC's

BU-61590

BC/RT/MT

Universal Advanced Communication

Engine (ACE) terminal comprises a

complete integrated interface between

a host processor and a MIL-STD-

1553, STANAG 3838, or McAir bus.

The BU-61590 integrates a dual uni-

versal McAir transceiver, protocol,

memory management and processor

interface logic, and 4K words of inter-

nal buffered RAM in either a 78-pin

DIP or flat pack package.

This dual universal transceiver provides

a sinusoidal waveform for full compli-

ance with 1553A, 1553B, and McAir

A3818, A5232, and A5690 standards.

To minimize board space and "glue"

logic, the Universal ACE terminals

provide the ultimate flexibility in inter-

facing to a host processor and inter-

nal/external RAM.

The BU-61590 provides complete

multiprotocol support of MIL-STD-

1553A, 1553B Notice 2, McAir A3818,

A5232,

and

A5690,

General

Dynamics

16PP303,

Grumman

SPG151A, and STANAG 3838 (includ-

ing EFAbus). The advanced functional

architecture of the ACE terminals pro-

vides software compatibility to DDC's

previous AIM series hybrids. In addi-

tion, the ACE Terminals incorporate a

multiplicity of architectural enhance-

ments allowing flexible operation while

off-loading the host processor, ensur-

ing data consistency, and supporting

bulk data transfers.

The BU-61590 may be operated at

either 12 or 16 MHz. Options allow for

a hardwired or programmable RT

address.

The BU-61590 operates over the full

military temperature range of -55 to

+125°C. Available screened to MIL-

PRF-38534, the terminals are ideal

for demanding military and industrial

processor-to-1553 applications.

•

Dual Universal Transceiver

Satisfies McAir and 1553A/B

•

Multiprotocol Supports:

MIL-STD-1553A and B Notice 2

McAir A3818, A5232, & A5690

General Dynamics 16PP303

(F16) Grumman SPG151A

•

4K x 16 Internal RAM

•

Flexible Processor/Memory

Interface

•

Automatic BC Retries

•

Programmable BC Gap Times

•

BC Frame Auto-Repeat

•

Flexible RT Data Buffering

•

Programmable Illegalization

•

Selective Message Monitor

•

Simultaneous RT/Monitor Mode

TX/RX_A

4K X 16

SHARED

RAM

TRANSCEIVER

DATA

BUFFERS

PROCESSOR

DATA BUS

CH. A

TX/RX_A

DATA BUS

DUAL

ENCODER/DECODER,

MULTIPROTOCOL

AND

MEMORY

MANAGEMENT

D15-D0

TX/RX_B

ADDRESS BUS

ADDRESS

BUFFERS

A15-A0

PROCESSOR

ADDRESS BUS

CH. B

TRANSCEIVER

TX/RX_B

PROCESSOR

AND

MEMORY

INTERFACE

LOGIC

TRANSPARENT/BUFFERED, STRBD, SELECT,

RD/WR, MEM/REG, TRIGGER_SEL/MEMENA-IN,

MSB/LSB/DTGRT, INT_ACK

IOEN, MEMENA-OUT, READYD

ADDR_LAT/MEMOE, ZERO_WAIT/MEMWR,

8/16-BIT/DTREQ, POLARITY_SEL/DTACK

INT

PROCESSOR

AND

MEMORY

CONTROL

INTERRUPT

REQUEST

RT ADDRESS

RTAD4-RTAD0, RTADP

INCMD

MISCELLANEOUS

CLK_IN, TAG_CLK, BC/MT_ENA, TX_INH_A, TX_INH_B,

MSTCLR, SSFLAG/EXT_TRG, ILLEGAL, RT_AD_LAT

BU-61590 BLOCK DIAGRAM

1994, 1999 Data Device Corporation

Recommended Resources

Motorcycle anti-theft alarm circuit diagram

It is the interface circuit between AD574 and printer.

One of the overcurrent protection circuits for single-phase asynchronous motors

Bidirectional thyristor dimming circuit diagram

High-precision voltage-frequency converter circuit diagram

555 water level automatic control circuit

Protel99 prompts "warning" after splitting the electrical layer routing DRC: Hello everyone, this is a project I made with protel99. However, every time I split the electrical layer and route the DRC, I always get 25 "warning" prompts, as follows: The specific content is also ...; tryishi PCB Design

Embedded learning, what are the elements of embedded learning?: In learning, teachers are a very critical link. This is certainly no exception for embedded learning. Therefore, in embedded learning, teachers are one of the most important factors. What kind of teac...; yuanyxy Embedded System

Design of video codec server based on 6678 8168: 1. The above schematic diagram only describes the key parts, and the details are not described. For example, the data must first be input through the data selector before entering 8168. 2. The system ...; ggx1014 DSP and ARM Processors

Help: "P1.0 (TA0), P1.2 (TA1), P2.0 (TA2)" and "P1.3 is not a TAx pin" appear in the book 1 Does it mean that the output of TAx pin is one bit? 2This is the pin diagram of 5438. What are TA0.0 TA0.1 TA0.2? ...; zzbaizhi Microcontroller MCU

A strange problem with analog IIC: I am currently debugging an RTC chip, which is read and written through IIC. Currently, the simulation method is used. The problem now is that if I use a normal IO port for simulation, there is no pro...; hahatoday Embedded System

MSP430F5529 clock configuration: Dear experts, the first picture is the question requirement, and the second one is the program. I would like to ask why the mark is XT1LFOFFG instead of XT1HFOFFG?...; HI唐辉 Electronics Design Contest

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components