EEWORLDEEWORLDEEWORLD

Part Number

Search

9DB1200CGLF

Description
TSSOP-64, Tube
Categorylogic    logic   
File Size264KB,15 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

9DB1200CGLF Online Shopping

Suppliers Part Number Price MOQ In stock  
9DB1200CGLF - - View Buy Now

9DB1200CGLF Overview

TSSOP-64, Tube

9DB1200CGLF Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP64,.32,20
Contacts64
Manufacturer packaging codePAG64
Reach Compliance Codecompliant
ECCN codeEAR99
Samacsys DescriptionTSSOP 6.1 MM 0.5MM PITCH
series9DB
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeR-PDSO-G64
JESD-609 codee3
length17 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals64
Actual output times12
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP64,.32,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.05 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width6.1 mm
Base Number Matches1
DATASHEET
Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI,
and FBDIMM
Description
DB1200 Rev 2.0 Intel Yellow Cover Device
9DB1200C
Features/Benefits
3 selectable SMBus addresses for easy system expansion
Spread spectrum modulation tolerant, 0 to -0.5% down
spread and +/- 0.25% center spread
Supports undriven differential outputs in Power Down Mode
for power management.
General Description
The ICS9DB1200 is an Intel DB1200 Differential Buffer
Specification device. This buffer provides 12 differential clocks
at frequencies ranging from 100MHz to 400 MHz. The
ICS9DB1200 is driven by a differential output from a CK410B+
or CK509B main clock generator.
Key Specifications
Output cycle-cycle jitter < 50ps.
Output to output skew: 50ps
Phase jitter: PCIe Gen2 < 3.1ps rms
Phase jitter: QPI < 0.5ps rms
64-pin TSSOP Package
Available in RoHS compliant packaging
Output Features
12 - 0.7V current-mode differential output pairs.
Supports zero delay buffer mode and fanout mode.
Bandwidth programming available.
100-400 MHz operation in PLL mode
33-400 MHz operation in Bypass mode
Functional Block Diagram
12
OE_(11:0)#
SRC_IN
SRC_IN#
SPREAD
COMPATIBLE
PLL
M
U
X
12
DIF(11:0))
FS(2:0)
HIGH_BW#
BYPASS#/PLL
VTTPWRGD#/PD
ADR_SEL
SMBDAT
SMBCLK
CONTROL
LOGIC
IREF
IDT
®
Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI, and FBDIMM
1414G—08/15/12
1

9DB1200CGLF Related Products

9DB1200CGLF 9DB1200CGLFT
Description TSSOP-64, Tube TSSOP-64, Reel
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code TSSOP TSSOP
package instruction TSSOP, TSSOP64,.32,20 TSSOP, TSSOP64,.32,20
Contacts 64 64
Manufacturer packaging code PAG64 PAG64
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Samacsys Description TSSOP 6.1 MM 0.5MM PITCH TSSOP 6.1 MM 0.5MM PITCH
series 9DB 9DB
Input adjustment DIFFERENTIAL MUX DIFFERENTIAL MUX
JESD-30 code R-PDSO-G64 R-PDSO-G64
JESD-609 code e3 e3
length 17 mm 17 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 1 1
Number of functions 1 1
Number of terminals 64 64
Actual output times 12 12
Maximum operating temperature 70 °C 70 °C
Output characteristics 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP
Encapsulate equivalent code TSSOP64,.32,20 TSSOP64,.32,20
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260
power supply 3.3 V 3.3 V
Certification status Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.05 ns 0.05 ns
Maximum seat height 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 3.465 V 3.465 V
Minimum supply voltage (Vsup) 3.135 V 3.135 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
Temperature level COMMERCIAL COMMERCIAL
Terminal surface MATTE TIN Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 30 NOT SPECIFIED
width 6.1 mm 6.1 mm
Base Number Matches 1 1
A Quick Way to Estimate PCB Trace Resistance: Block Statistics
Often we need to quickly estimate the resistance of a trace or plane on a printed circuit board without having to perform lengthy calculations. Although there are now printed circuit board layout and ...
btty038 PCB Design
SimpleLink MCU Code Porting Guide
The CC1310 is the first device in a sub-1GHz family of cost-effective, ultra-low-power wireless MCUs. The CC1310 device combines a flexible ultra-low-power RF transceiver with a powerful 48MHz Cortex-...
灞波儿奔 RF/Wirelessly
This problem occurs when downloading with iar, please help
I hope God will see...
凉马人 Microcontroller MCU
【Part-time Opportunity】Sensor Analog Circuit
Require:Proficient in weak signal conditioning circuit design, such as amplification, isolation, filtering, etc.;Experience in designing various sensors and signal conditioning circuits;Proficient in ...
Chacker Recruitment
Show the process of WEBENCH design + TPS40210 design
In WEBENCH, you can also design the selected power supply device to obtain a reference design. Take the TPS40210 chip recommended in this competition as an example. First, select "Power Designer Parts...
闲云潭影 Analogue and Mixed Signal
Introduction to Low Dropout Linear Regulator (LDO)
Abstract: This paper discusses the low dropout linear regulator (LDO) .HTM][font=楷体_GB2312][size=3][color=#0000ff]The basic principles[/color][/size][/font][/url][font=楷体_GB2312][size=3]and main param...
lixiaohai8211 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1746  640  685  2043  1614  36  13  14  42  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号