5962R9573901VXC datasheet, PDF

Datasheet> All Categories > logic> logic> 5962R9573901VXC

5962R9573901VXC: DescriptionHCT SERIES, QUAD 2-INPUT NAND GATE, CDFP14; Categorylogic logic; File Size226KB，6 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

5962R9573901VXC Overview

HCT SERIES, QUAD 2-INPUT NAND GATE, CDFP14

5962R9573901VXC Parametric

Parameter Name	Attribute value
Parts packaging code	DFP
package instruction	DFP, FL14,.3
Contacts	14
Reach Compliance Code	unknown
Other features	RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY
series	HCT
JESD-30 code	R-CDFP-F14
JESD-609 code	e4
length	9.525 mm
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.004 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5 V
Prop。Delay @ Nom-Sup	25 ns
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Schmitt trigger	YES
Filter level	38535V;38534K;883S
Maximum seat height	2.92 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
total dose	100k Rad(Si) V
width	6.285 mm
Base Number Matches	1

Preview

Download Datasheet

View All

5962R9573901VXC Related Products

	5962R9573901VXC	5962R9573901VCC	HCTS132KMSH	HCTS132DMSH
Description	HCT SERIES, QUAD 2-INPUT NAND GATE, CDFP14	HCT SERIES, QUAD 2-INPUT NAND GATE, CDIP14	IC,LOGIC GATE,QUAD 2-INPUT NAND,CMOS, RAD HARD,FP,14PIN,CERAMIC	IC,LOGIC GATE,QUAD 2-INPUT NAND,CMOS, RAD HARD,DIP,14PIN,CERAMIC
Reach Compliance Code	unknown	unknow	not_compliant	not_compliant
JESD-30 code	R-CDFP-F14	R-CDIP-T14	R-XDFP-F14	R-XDIP-T14
JESD-609 code	e4	e4	e0	e0
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE	NAND GATE
MaximumI(ol)	0.004 A	0.004 A	0.004 A	0.004 A
Number of terminals	14	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC	CERAMIC
encapsulated code	DFP	DIP	DFP	DIP
Encapsulate equivalent code	FL14,.3	DIP14,.3	FL14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	FLATPACK	IN-LINE
power supply	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	YES	YES	YES	YES
Filter level	38535V;38534K;883S	38535V;38534K;883S	38535V;38534K;883S	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	NO
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	GOLD	GOLD	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	THROUGH-HOLE	FLAT	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
total dose	100k Rad(Si) V	100k Rad(Si) V	1M Rad(Si) V	1M Rad(Si) V
Base Number Matches	1	1	1	1
Prop。Delay @ Nom-Sup	25 ns	-	22 ns	22 ns

Recommended Resources

remote control receiver

Image sensor interface circuit diagram based on video surveillance system

Grating encoder output pulse jitter removal circuit

Beijing brand black and white TV switching regulated power supply

LED-serial LED digital tube static display circuit (common anode)

24 LED driver circuit diagram

I would like to ask: M88 fuse setting problem, I want to set the reset pin of PORTC6 to I/O mode, how to set it?: ? RESET/PCINT14 – Port C, Bit 6 RESET, reset pin: When the fuse bit RSTDISBL is programmed, this pin is used as a normal I/O pin. At this time, the power-on reset and BOD reset circuits inside the chi...; qiyuan775 Embedded System

430 wind and solar system: Dear masters:I recently wanted to use 430 to do a project, and I thought of using LED lights as the load of the scenery system.Please help me analyze whether this project is innovative. In addition, w...; sunxg Microcontroller MCU

I found that the playback speed of 91program's gif animation class is too slow. Is there any solution?: My environment is WinCE5.0. I used the gif animation class from the 91program blog: http://blog.eeworld.net/91program/archive/2007/12/06/1920524.aspx. When playing the animation, I found that the play...; 天津MC Embedded System

Design and Implementation of Xilinx PCI Express Core Bus Interface Master DMA: Xilinx's Virtex-5/6/7 series FPGAs provide PCIE IP cores, which solidify the relevant designs of the physical layer and data link layer in the core and open the transaction layer interface to users. W...; happyeveryday FPGA/CPLD

Design and simulation of LC balun: [i=s]This post was last edited by qwqwqw2088 on 2019-11-21 11:52[/i]Balun (Balun: Balance-UnBalance) can achieve the conversion between single-ended and differential structures. However, the cheapest ...; qwqwqw2088 RF/Wirelessly

【Silicon Labs Development Kit Review 01】+_PG22 Preliminary Study: [i=s]This post was last edited by jone5 on 2021-7-27 21:58[/i]The purpose of applying for this kit is to make a tooling fixture, with the goal of understanding the chip's additional clock, IO, ADC, PW...; jone5 Development Kits Review Area

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components