EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9654801VEX

Description
Multiplexer, AC Series, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
Categorylogic    logic   
File Size91KB,5 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962H9654801VEX Overview

Multiplexer, AC Series, 1-Func, 8 Line Input, 1 Line Output, Complementary Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16

5962H9654801VEX Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP,
Contacts16
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesAC
JESD-30 codeR-CDIP-T16
JESD-609 codee0/e4
length19.05 mm
Logic integrated circuit typeMULTIPLEXER
Number of functions1
Number of entries8
Output times1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)25 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD/GOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose1M Rad(Si) V
width7.62 mm
Base Number Matches1
AD Sampling
Did anyone write a tutorial on AD sampling in Verilog? I'm working on this recently and have no idea. Please help me!...
一丝执念 FPGA/CPLD
Basic parameter debugging of inverter
There are many inverter function parameters, generally there are dozens or even hundreds of parameters for users to choose from. In actual applications, it is not necessary to set and debug each param...
wdxyx Industrial Control Electronics
A novice wants an expert to help him write a program, and he will be paid for it.
What a bummer! The first time I submitted a post, it jumped to the login page. I’ll rewrite it. . . . I am a MCU novice and only know a little bit about circuits. After observing the market prices and...
wklzsw stm32/stm8
FPGA system level design issues in quartus 2
A module written in Verilog generates a schematic module. When the schematic module is added to a project, if the corresponding Verilog program is modified and saved, but not synchronized to the schem...
gushi123 FPGA/CPLD
[MSP430 Sharing] MSP430 Learning Experience 2---Clock
MSP430 Learning Experience 2---ClockClock initialization and GPIO Overview: The purpose of this lab is to understand the steps used to perform the initialization process for an MSP430 Value Line devic...
hangsky Microcontroller MCU
nrf51822 Apple device cannot be searched
Hardware platform: NRF51822 Protocol stack: s110_nrf51822_6.0.0-5.beta_softdevice Application layer: serial port transparent transmission Apple device: IOS11.4.1 Question: The Bluetooth device can be ...
hkh347710 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2470  1263  1706  2183  598  50  26  35  44  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号