3D7503D-30 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> 3D7503D-30

3D7503D-30: DescriptionManchester Encoder/Decoder, CMOS, PDSO14, 0.150 INCH, SOIC-14; CategoryWireless rf/communication Telecom circuit; File Size47KB，5 Pages; ManufacturerData Delay Devices

Download Datasheet Parametric View All

3D7503D-30 Overview

Manchester Encoder/Decoder, CMOS, PDSO14, 0.150 INCH, SOIC-14

3D7503D-30 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Delay Devices
Parts packaging code	SOIC
package instruction	SOP,
Contacts	14
Reach Compliance Code	compliant
JESD-30 code	R-PDSO-G14
length	8.695 mm
Number of functions	1
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.75 mm
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Telecom integrated circuit types	MANCHESTER ENCODER/DECODER
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D7503

MONOLITHIC MANCHESTER

ENCODER/DECODER

(SERIES 3D7503)

FEATURES

•

All-silicon, low-power CMOS technology

Encoder and decoder function independently

Encoder has buffered clock output

TTL/CMOS compatible inputs and outputs

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Maximum data rate:

50 MBaud

Data rate range:

±15%

Lock-in time:

1 bit

CIN

CEN

COUT

DIN

RESB

GND

data

delay

devices,

inc.

PACKAGES

VDD

CBUF

LOOP

TXENB

DOUTB

TXB

3D7503-xxx

DIP (.300)

3D7503G-xxx Gull Wing (.300)

3D7503D-xxx SOIC (.150)

FUNCTIONAL DESCRIPTION

The 3D7503 is a monolithic CMOS Manchester Encoder/Decoder combo

chip. The device uses bi-phase-level encoding to embed a clock signal

into a data stream for transmission across a communications link. In this

encoding mode, a logic one is represented by a high-to-low transition in

the center of the bit cell, while a logic zero is represented by a low-to-high

transition.

The Manchester encoder combines the clock (CIN) and data (DIN) into a

single bi-phase-level signal (TX). An inverted version of this signal (TXB)

is also available. The data baud rate (in MBaud) is equal to the input

clock frequency (in MHz). A replica of the clock input is also available

(CBUF).

PIN DESCRIPTIONS

Encoder:

CIN

Clock Input

DIN

Data Input

RESB Reset

CEN

Clock buffer enable

TXENB Transmit enable

CBUF Buffered clock

TX,TXB Transmitted signal

Decoder:

Received Signal

COUT Recovered Clock

DOUTB Recovered Data

The encoder may be reset by setting the RESB input low; otherwise, it

Common:

should be left high. The TX and TXB signals may be disabled (high-Z) by

LOOP Loop enable

setting TXENB high. Similarly, CBUF may be disabled by setting CEN

VDD

+5 Volts

low. Under most operating conditions, the encoder is never reset, TX and GND

Ground

TXB are always enabled, and CBUF is not used. With this in mind, the

3D7503 provides an internal pull-up resistor on RESB and internal pull-

down resistors on CEN and TXENB, so that most users can leave these inputs uncommitted.

The Manchester decoder accepts the embedded-clock signal at the RX input. The recovered clock and

data signals are presented on COUT and DOUTB, respectively, with the data signal inverted. The

operating baud rate (in MBaud) is specified by the dash number of the device. The input baud rate may

vary by as much as

±15%

from the nominal device baud rate without compromising the integrity of the

information received.

Because the decoder is not PLL-based, it does not require a long preamble in order to lock onto the

received signal. Rather, the device requires at most one bit cell before the data presented at the output is

valid. This is extremely useful in cases where the information arrives in bursts and the input is otherwise

turned off.

Normally, the encoder and decoder function independently. However, if the LOOP input is set high, the

encoded TX signal is fed back internally into the decoder and the RX input is ignored. This feature is

useful for diagnostics. The LOOP input has an internal pull-down resistor and may be left uncommitted if

this feature is not needed.

1998 Data Delay Devices

Doc #98009

12/11/98

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Six common constant current source circuit diagrams and analysis

Output 12V-10A power supply circuit

Conventional lighting control circuit

High voltage flyback converter circuit

Static electricity detection circuit composed of LM324

AD693 type 4 to 20mA sensor transmitter circuit

Decoding the 7-digit password of Audi immobilizer: For security reasons, the immobilizer password (PIN) is changed from 4 to 7 digits. The 7-digit password contains the dealer code and the current date, so that the 7-digit password is only valid for t...; aabbcc Automotive Electronics

C51RF-PS CC1110/CC2510 Wireless MCU Development System ZIGBEE Module: C51RF-PS CC1110/CC2510 Wireless MCU Development System ZIGBEE Module[table=98%][tr][td][size=2][font=宋体][size=10.5pt]In order to facilitate user experimental teaching and increase the learning of wire...; zhangqi1920 RF/Wirelessly

Basic requirements for wiring in high-speed PCB design: [color=rgb(51, 51, 51)][font=Arial,][p=32, null, left][color=#000][size=15px][color=#252525][font=Tahoma,][color=#222222]The following basic requirements are required for conventional PCB routing in h...; yuboshi226 PCB Design

[Classic Show] Small switching power supply: [i=s]This post was last edited by dontium on 2015-1-23 13:27[/i]Fairchild introduced the low -power single-chip switching power supply FSD200, which has an output power of 7W at 230V±15%, a dual-in-li...; ddllxxrr Analogue and Mixed Signal

Graduation thesis+proteus+keil: My graduation project is the design and simulation of the carbon dioxide and light intensity control system in the greenhouse. Oh, I am done for. I am really going crazy. I can't install Protues on Wi...; 刘冬 MCU

Verilog compilation and synthesis: I am a newbie who just started learning Verilog. I have a question for you. What is the concept of Verilog compilation? Is it just for simulation? How is it different from the compilation in our usual...; chhtx FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components