EEWORLDEEWORLDEEWORLD

Part Number

Search

70T3599S166BFI

Description
Multi-Port SRAM, 128KX36, 12ns, CMOS, PBGA208
Categorystorage    storage   
File Size303KB,28 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

70T3599S166BFI Overview

Multi-Port SRAM, 128KX36, 12ns, CMOS, PBGA208

70T3599S166BFI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
package instructionFBGA, BGA208,17X17,32
Reach Compliance Codenot_compliant
Maximum access time12 ns
Maximum clock frequency (fCLK)166 MHz
I/O typeCOMMON
JESD-30 codeS-PBGA-B208
JESD-609 codee0
memory density4718592 bit
Memory IC TypeMULTI-PORT SRAM
memory width36
Humidity sensitivity level3
Number of ports2
Number of terminals208
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeFBGA
Encapsulate equivalent codeBGA208,17X17,32
Package shapeSQUARE
Package formGRID ARRAY, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply2.5,2.5/3.3 V
Certification statusNot Qualified
Maximum standby current0.02 A
Minimum standby current2.4 V
Maximum slew rate0.51 mA
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature20
Base Number Matches1
Features:
HIGH-SPEED 2.5V
256/128/64K x 36
IDT70T3519/99/89S
SYNCHRONOUS
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed data access
– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz)(max.)
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Interrupt and Collision Detection Flags
Separate byte controls for multiplexed bus and bus
matching compatibility
Dual Cycle Deselect (DCD) for Pipelined Output Mode
2.5V (±100mV) power supply for core
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on
each port
Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
Available in a 256-pin Ball Grid Array (BGA), a 208-pin
Plastic Quad Flatpack (PQFP) and 208-pin fine pitch Ball
Grid Array (fpBGA)
Supports JTAG features compliant with IEEE 1149.1
Due to limited pin count JTAG is not supported on the 208-
pin PQFP package
Green parts available, see ordering information
Functional Block Diagram
BE
3L
BE
2L
BE
1L
BE
0L
BE
3R
BE
2R
BE
1R
BE
0R
FT/PIPE
L
1/0
0a 1a
a
0b 1b
b
0c 1c
c
0d 1d
d
1d 0d
d
1c 0c
c
1b 0b
b
1a 0a
a
1/0
FT/PIPE
R
R/W
L
R/W
R
CE
0L
CE
1L
1
0
1/0
1
0
B B
WW
0 1
L L
B B
B
WW
W
2 3
3
L L
R
B
W
2
R
B B
WW
1 0
RR
1/0
CE
0 R
CE
1 R
OE
L
OE
R
Dout0-8_L
Dout9-17_L
Dout18-26_L
Dout27-35_L
Dout0-8_R
Dout9-17_R
Dout18-26_R
Dout27-35_R
1d 0d 1c 0c 1b 0b 1a 0a
0a 1a 0b 1b 0c 1c 0d 1d
0/1
,
FT/PIPE
R
FT/PIPE
L
0/1
a bc d
d cba
256/128/64K x 36
MEMORY
ARRAY
I/O
0L
- I/O
35L
Din_L
Din_R
I/O
0R
- I/O
35R
CLK
L
A
17L
(1)
A
0L
REPEAT
L
ADS
L
CNTEN
L
A
17R ( 1)
CLK
R
,
Counter/
Address
Reg.
ADDR_L
ADDR_R
Counter/
Address
Reg.
A
0R
REPEAT
R
ADS
R
CNTEN
R
TDI
TCK
TMS
TRST
CE
0 L
CE1L
R /
W
L
INTE RRUPT
COLLISION
DETECTION
LOGIC
CE
0 R
CE1 R
R/
W
R
JTAG
TD O
COL
R
INT
R
COL
L
INT
L
ZZ
L
(2)
NOTES:
1. Address A
17
is a NC for the IDT70T3599. Also, Addresses A
17
and A
16
are NC's for the IDT70T3589.
2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx
and the sleep mode pins themselves (ZZx) are not affected during sleep mode.
ZZ
CONTROL
LOGIC
ZZ
R
(2)
5666 drw 01
JULY 2008
DSC 5666/9
1
©2008 Integrated Device Technology, Inc.
Beginner's guide --- Analysis of the similarities and differences between uClinux and Linux
Standard Linux is designed for processors with MMU. On such processors, virtual addresses are sent to the MMU, which maps virtual addresses to physical addresses. By assigning different virtual-physic...
kandy2059 MCU
After cracking Quartus 9.0, the following problem still occurs. It has been a week and needs to be solved urgently!
This is the message prompt when using SOPC builder to generate CPU. I have tried many licenses but still have this problem. If it is generated normally, the Encrypted license seems to be not found. Wh...
sunshineJ313 FPGA/CPLD
51 MCU Waveform Generator
I'm doing a microcontroller project recently, and I need to use pure assembly language. Can anyone pass by give me some advice? A waveform generator is required. Three signals: sine wave, square wave,...
qixing232325 51mcu
Blinky
Running light test code...
jxb01033016 Embedded System
About the segment screen shadow light and dark
About the segment screen shadow light and darkFor example, if you only want to flash a part of the content, you don't want to display the other content1, but the unnecessary content is also displayed,...
QWE4562009 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 546  54  979  1799  1067  11  2  20  37  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号