EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9652101QXC

Description
NAND Gate, ACT Series, 3-Func, 3-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14
Categorylogic    logic   
File Size225KB,9 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962R9652101QXC Overview

NAND Gate, ACT Series, 3-Func, 3-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14

5962R9652101QXC Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP,
Contacts14
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-CDFP-F14
JESD-609 codee4
length9.525 mm
Logic integrated circuit typeNAND GATE
Number of functions3
Number of entries3
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)16 ns
Certification statusNot Qualified
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose100k Rad(Si) V
width6.2865 mm
Base Number Matches1
Standard Products
UT54ACS10/UT54ACTS10
Triple 3-Input NAND Gates
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS10 - SMD 5962-96520
UT54ACTS10 - SMD 5962-96521
DESCRIPTION
The UT54ACS10 and the UT54ACTS10 are triple three-input
NAND gates. The circuits perform the Boolean functions
Y = A⋅B⋅C or Y = A + B + C in positive logic.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
A
H
L
X
X
B
H
X
L
X
C
H
X
X
L
OUTPUT
Y
L
H
H
H
PINOUTS
14-Pin DIP
Top View
A1
B1
A2
B2
C2
Y2
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
C1
Y1
C3
B3
A3
Y3
14-Lead Flatpack
Top View
A1
B1
A2
B2
C2
Y2
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
C1
Y1
C3
B3
A3
Y3
LOGIC DIAGRAM
A1
B1
C1
Y1
LOGIC SYMBOL
A1
B1
C1
A2
B2
C2
A3
B3
C3
(1)
(2)
(13)
(3)
(4)
(5)
(9)
(10)
(11)
(8)
Y3
(6)
Y2
&
(12)
Y1
A2
B2
C2
A3
B3
C3
Y2
Y3
Note:.
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
1
Digging deeper into the LPC11XX interrupt vector table remapping, I found out how NXP implements this remapping
Last time I was talking about a bug in LPC11CXX, in which I mentioned that the interrupt vector table has three mappings: ROM, RAM, and FLASH When the default is FLASH, when you use the program to rea...
qiuhaomiao NXP MCU
SAE: Prospects for the development of electronicization in China's automobile and parts industries
[color=#000000][color=black]Topic: Prospects for the development of electronicization of China's automobile and parts industry[/color][/color] [color=#000000][color=black][color=#000000]Guest speaker:...
xinli Automotive Electronics
What is the preloader used for?
I want to know more about the functions and effects of preloader. I am a novice and hope the experts can give me some advice....
全部都是泡馍 Linux and Android
[Repost] A brief analysis of common errors in PCB design
I. Common errors in schematics (1) ERC reports that the pin is not connected to the signal: a. The I/O properties of the pin were defined when the package was created; b. Inconsistent grid properties ...
皇华Ameya360 PCB Design
Question G: Does the power supply need to be single 12v?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:31 [/i] Why do we need a single 12v power supply? I don't understand...
freepson Electronics Design Contest
Regarding the download line problem from laptop to FPGA development board, please advise!
[b][size=5][color=red]Please help me solve this problem: [/color][/size][/b] [b][size=5][color=red] Since my laptop does not have a parallel port, and the download cable given to me by my instructor i...
zqzq501311 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2052  2639  974  1042  124  42  54  20  21  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号