HD74CDC2509BT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74CDC2509BT

HD74CDC2509BT: DescriptionCDC SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TTP-24DB; Categorylogic logic; File Size45KB，11 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

HD74CDC2509BT Overview

CDC SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TTP-24DB

HD74CDC2509BT Parametric

Parameter Name	Attribute value
Maker	Renesas Electronics Corporation
Parts packaging code	SOIC
package instruction	TSSOP,
Contacts	24
Reach Compliance Code	compliant
series	CDC
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G24
length	7.8 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	24
Actual output times	9
Maximum operating temperature	85 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	OTHER
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	4.4 mm
Base Number Matches	1

Preview

Download Datasheet

View All

HD74CDCF2509B

140 MHz, 0 to 85°C Operation

3.3-V Phase-lock Loop Clock Driver

ADE-205-224G (Z)

8th. Edition

June 2000

Description

The HD74CDCF2509B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a

phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the

clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The

HD74CDCF2509B operates at 3.3 V V

and is designed to drive up to five clock loads per output.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of the input

clock. Output signal duty cycles are adjusted to 50 percent independent of the duty cycle at the input clock.

Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the

G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the

outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the HD74CDCF2509B does not require external RC networks.

The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, HD74CDCF2509B requires a stabilization time to achieve phase lock

of the feedback signal to the reference signal. This stabilization time is required, following power up and

application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL

reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV

to ground.

Features

•

Supports PC133 and meets “PC SDRAM registered DIMM specification, Rev. 1.1”

•

Phase-lock loop clock distribution for synchronous DRAM applications

External feedback (FBIN) pin is used to synchronize the outputs to the clock input

No external RC network required

Support spread spectrum clock (SSC) synthesizers

Supports frequencies up to 140 MHz

0 to 85°C operating range

HD74CDC2509BT Related Products

	HD74CDC2509BT	HD74CDCF2509BT
Description	CDC SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TTP-24DB	CDCF SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TTP-24DB
Maker	Renesas Electronics Corporation	Renesas Electronics Corporation
Parts packaging code	SOIC	SOIC
package instruction	TSSOP,	TSSOP,
Contacts	24	24
Reach Compliance Code	compliant	unknown
series	CDC	CDCF
Input adjustment	STANDARD	STANDARD
JESD-30 code	R-PDSO-G24	R-PDSO-G24
length	7.8 mm	7.8 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Number of functions	1	1
Number of terminals	24	24
Actual output times	9	9
Maximum operating temperature	85 °C	85 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
Temperature level	OTHER	OTHER
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL
width	4.4 mm	4.4 mm

Recommended Resources

Alarm interface circuit

Parallel high-speed current driver circuit diagram composed of OPA660

Servo drive circuit with output of 150V and 50A

Loop timer circuit

STK0060 power amplifier circuit

A circuit that uses thyristors to control forward and reverse rotation of DC motors

A lot of AD603 information and paper collection: [i=s]This post was last edited by paulhyde on 2014-9-15 09:11[/i]...; Itachi80 Electronics Design Contest

Friends who are familiar with Coolpad API, please help me: Coolpad has an API, int YLMsgBox(TCHAR *content, TCHAR *caption, int iType). What does this MessageBox look like? Is it the same style as its own UI? Also, what does the return value mean? If it is a ...; 棊河民 Embedded System

Design of overvoltage protection circuit in TI chip Buck-Boost circuit: [i=s]This post was last edited by qwqwqw2088 on 2020-7-31 08:22[/i]TPS92692-Q1 is an LED driver chip for automotive lighting. It is widely used in automotive LED lights because it can be designed into...; qwqwqw2088 Analogue and Mixed Signal

Talk about Jtag, Jlink and Ulink: [size=4]JTAG is a parallel port of a computer. JTAG is also an international standard test protocol (IEEE 1149.1 compatible), mainly used for internal chip testing. Most advanced devices now support t...; fish001 Microcontroller MCU

Labview serial port data collection problem: For example, the string of length 81 that I send to labview is $GPGGA,094441.00,3201.8186242,N,11851.4783468,E,1,05,2.40,17.0950,M,5.3226,M,,*54. I set the length of visa reception to 81. When sending...; WDR Mobile and portable

How to set up electrical nodes when drawing schematics in Altium Designer13.0?: As shown in the picture, there is no electrical node when drawing a schematic in Altium Designer13.0? How can I set it up?...; 粉尘墨事 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components