EEWORLDEEWORLDEEWORLD

Part Number

Search

CMZ1601-9ERD8AHF

Description
DC-DC Regulated Power Supply Module, 1 Output, 50W, Hybrid, METAL, CASE M02, MODULE
CategoryPower/power management    The power supply circuit   
File Size147KB,4 Pages
ManufacturerBel Fuse
Download Datasheet Parametric View All

CMZ1601-9ERD8AHF Overview

DC-DC Regulated Power Supply Module, 1 Output, 50W, Hybrid, METAL, CASE M02, MODULE

CMZ1601-9ERD8AHF Parametric

Parameter NameAttribute value
Brand NamePower-One
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerBel Fuse
Parts packaging codeMODULE
package instruction,
Manufacturer packaging codeCASE M02
Reach Compliance Codecompliant
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage140 V
Minimum input voltage28 V
JESD-30 codeR-MXMA-X
JESD-609 codee0
Number of functions1
Output times1
Maximum operating temperature71 °C
Minimum operating temperature-40 °C
Maximum output voltage26.4 V
Minimum output voltage4 V
Nominal output voltage24 V
Package body materialMETAL
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Temperature levelOTHER
Terminal surfaceTIN LEAD
Terminal formUNSPECIFIED
Terminal locationUNSPECIFIED
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum total power output50 W
Fine-tuning/adjustable outputYES
Base Number Matches1
M Series
50 Watt DC-DC Converters
Wide input voltage from 8...372 V DC
1, 2 or 3 isolated outputs up to 48 V DC
4 kV AC I/O electric strength test voltage
LGA
• Rugged electrical and mechanical design
• Outputs individually controlled with excellent
dynamic properties
• Operating ambient temperature range
–40...71°C
Selection chart
Output 1
Output 2
U
o nom
I
o nom
U
o nom
I
o nom
[V DC] [A] [V DC] [A]
5.1
8
-
-
12
4
-
-
15
3.4
-
-
24
2
-
-
48
1
-
-
12
2
12
2
15
1.7
15
1.7
5.1
5
12
0.7
5.1
5
15
0.6
Output 1
Output 2
U
o nom
I
o nom
U
o nom
I
o nom
[V DC] [A] [V DC] [A]
5.1
8
-
-
12
4
-
-
15
3.4
-
-
24
2
-
-
48
1
-
-
12
2
12
2
15
1.7
15
1.7
5.1
5
12
0.7
5.1
5
15
0.6
Output 3
U
o nom
I
o nom
[V DC] [A]
-
-
-
-
-
-
-
-
-
-
-
-
-
-
12
0.7
15
0.6
Type
Input voltage
8...35 V DC
AM 1001-7R
AM 1301-7R
AM 1501-7R
AM 1601-7R
AM 1901-7R
AM 2320-7
AM 2540-7
AM 3020-7
AM 3040-7
Type
Type
Input voltage Input voltage
14...70 V DC 20...100 V DC
BM 1001-7R FM 1001-7R
BM 1301-7R FM 1301-7R
BM 1501-7R FM 1501-7R
BM 1601-7R FM 1601-7R
BM 1901-7R FM 1901-7R
BM 2320-7
FM 2320-7
BM 2540-7
FM 2540-7
BM 3020-7
FM 3020-7
BM 3040-7
FM 3040-7
Options
-9, P, D, V, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, V, A, H, F
-9, P, D, V, A, H, F
Options
Output 3
Type
Type
Type
U
o nom
I
o nom
Input voltage Input voltage Input voltage
[V DC] [A] 28...140 V DC 44...220 V DC 88...372 V DC
-
-
CM 1001-7R DM 1001-7R LM 1001-7R
-
-
CM 1301-7R DM 1301-7R LM 1301-7R
-
-
CM 1501-7R DM 1501-7R LM 1501-7R
-
-
CM 1601-7R DM 1601-7R LM 1601-7R
-
-
CM 1901-7R DM 1901-7R LM 1901-7R
-
-
CM 2320-7
DM 2320-7
LM 2320-7
-
-
CM 2540-7
DM 2540-7
LM 2540-7
12
0.7
CM 3020-7
DM 3020-7
LM 3020-7
15
0.6
CM 3040-7
DM 3040-7
LM 3040-7
-9, E, P, D, V, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, V, A, H, F
-9, E, P, D, V, A, H, F
CM, DM and LM types available as CMZ, DMZ and LMZ class II equipment
2/12.2000
www.power-one.com
1
KiCad-FPGA programmable logic device chip XC7Z030-2FBG676I motherboard 12-layer PCB file
KiCad-FPGA programmable logic device chip XC7Z030-2FBG676I motherboard 12-layer PCB file...
ohahaha PCB Design
Question about 74HC14 input pin
What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?...
ena MCU
How to calculate square root using CORDIC algorithm?
How to calculate square root using CORDIC algorithm?...
ssawee FPGA/CPLD
6678 Byte alignment issue during srio write operation
6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi...
Stephen DSP and ARM Processors
Research on Improved Algorithm of Bresenham Line Generation
[i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] Research on Improved Bresenham Generation Algorithm for Straight Lines...
tmstd Electronics Design Contest
MSP430FR2311 LaunchPad Development Kit
Main DocumentsMSP430FR2311 LaunchPad Development Kit (MSP-EXP430FR2311) User's Guide(PDF5436KB)2017年 8月 30日(英文內容)MSP-EXP430FR2311 software examples and design filesView all technical documents (35)des...
Aguilera Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1561  24  1391  2667  1776  32  1  28  54  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号